Chip123 科技應用創新平台
標題:
Cortex-M0+ IP Core
[打印本頁]
作者:
sinoicboy
時間:
2014-3-7 11:22 AM
標題:
Cortex-M0+ IP Core
本帖最後由 sinoicboy 於 2014-3-7 11:24 AM 編輯
" Y: f- H. n9 W8 W8 i& k
- l1 l; g% ]6 G& O [
[attach]19654[/attach][attach]19653[/attach][attach]19655[/attach][attach]19656[/attach]
n' ^) f. \3 `; ?0 H
: M6 ]; b) i% G% B! [
iconstart@gmail.com
- [1 v( K- k( A
) d1 f) R, l, p. M: h7 A O
AR085-DA-70000-r0p0-03rel0/
$ y3 W7 z8 L3 g, b' `& ?+ f4 y
AR085-DA-70000-r0p0-03rel0/doc/
8 N+ R& R/ v+ I9 `) I! I
AR085-DA-70000-r0p0-03rel0/doc/ARMv6-M_architecture/
) B. l" Y T% m3 T
4af79e0557cc9c6863c2eab0f890aaad AR085-DA-70000-r0p0-03rel0/doc/ARMv6-M_architecture/DDI0419C_arm_architecture_v6m_reference_manual.pdf
6 k6 U. g# v0 l C" e; i
AR085-DC-11001-r0p0-04rel0/
, q' f% P3 m1 y R
AR085-DC-11001-r0p0-04rel0/doc/
. v$ h3 v7 [$ C, S9 R
AR085-DC-11001-r0p0-04rel0/doc/errata/
' j3 y% ^, H+ Z; [: B
57ce61d69a56fae9dff02a664dc0930a AR085-DC-11001-r0p0-04rel0/doc/errata/ARMv6-M_Architecture_Errata_List.pdf
# R7 M5 e1 z5 N4 R& R7 m! @. w3 D% @
AT590-BU-11001-r0p1-00rel0/
; h5 `$ ], T2 r! d: _7 [' H) T. P
b2bb2db05b71fa9e2ecd4c2841c22f3f AT590-BU-11001-r0p1-00rel0/Cortex-M0+_Product_Errata_Notice_v4.pdf
r' g- v. g c L
d305236940b52b92b81e8579435efe7e AT590-BU-11001-r0p1-00rel0/Cortex-M0+_Software_Developers_Errata_Notice_v4.pdf
& P$ \' \% `" o, O( N" d4 v
2d80706f7a099ac4a9674908c50d730e AT590-BU-11001-r0p1-00rel0/AT590-BU-11001-r0p1-00rel0.lst
$ c {1 L! f- u6 M
AT590-BU-50000-r0p1-00rel0/
# W" {) ^8 a+ C: b! F$ \& q& f/ e
70404309a7929774e3bd8786e10771eb AT590-BU-50000-r0p1-00rel0/ARM_Cortex-M0+_r0p1-30rel0_ReleaseNote.pdf
0 k- R0 T6 L2 i: E3 C ]
AT590-BU-50000-r0p1-00rel0/logical/
/ i5 G* q* A4 T7 `
AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/
0 c1 n) i* u m7 G$ S5 k; t" b
AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/
- U- {+ R, X$ s! Z. ?$ ?
80fe9cfaeb5e260f70aebfcac0bdf888 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_cdc.v
* b# E! [( r' w0 i# S
063cdb1c994aca1f31971a3d52da426d AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_sw_defs.v
4 L2 k, l4 w6 r4 C+ @/ e8 u# D, I
17f0e782572ea85e916a26ef804106ac AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_jtag_defs.v
; t/ M3 I8 N" O
db6b0ced453f9ba83035ca0b2d31c55d AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_ap_mast.v
# D# |4 K+ [7 P) B. X4 ~
12e85d89d377ef33f7a41f5f49bf20f0 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_jtag.v
! J( V" A6 y) X: x# y
bb3812a6b967f1ffaa604a858064f1d6 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_top.v
+ Z, R7 R1 E/ o7 I7 s& ~
2b71a63c5d6843c6a0c64972ca0a3483 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp.v
! _# x- v$ p$ f! l6 X( q5 g7 G
fc6a96af9879ce4ccb0c150913d38ab5 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_ap_cdc.v
9 u3 O+ p; O! E e+ u1 n
72017024f98163d43c2f77e920560bd3 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_ap.v
. |- l+ h5 K6 W, ]
6ca54cbd04210e471b30aaca343e1966 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_ap_mast_defs.v
4 W+ y' h; `5 X- c) P6 K$ C( T+ U4 ~
764fcf3fa6ce572a3325f069a591baf6 AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_pwr.v
( [( P9 y; q0 r
3ffb32cddb6a7e19f9f91e437f7ca59b AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/CM0PDAP.v
& k9 y. B. Z4 t& v i% q, `( i. k
75d1d91ab79ae9e0e044ed1ef71cf03e AT590-BU-50000-r0p1-00rel0/logical/cm0p_dap/verilog/cm0p_dap_dp_sw.v
, o/ Q7 u9 M! Z5 b. G' J- E6 q/ J7 F% ~
AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/
! `8 B& ~! R! y7 B
AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/
! ]! C2 f* P2 Y
95d54f552eade07ede322600da1f95c3 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_dbg_bpu.v
6 k8 n! S, `6 [' T
302c07875f4fc2cfe52c087ca6429cc0 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_matrix_sel.v
( j! S1 U7 ?8 W8 I6 A; |- B0 a/ N
fce226f9ab48e92ff074fcad3dec6728 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_dbg_sel.v
( c; Q0 g# R" p* }
c00549e61aae47696609028230712dd6 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_dbg_ctl.v
- n/ m2 C; m# e3 N {: |5 A, u" H
ed481eab3481c71d4e2dc94531b88a3d AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_nvic.v
8 }: k3 j. d& F- b- m5 d
57a19fb958028b39c425e6ac68f882aa AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_top_sys.v
- E' d" a3 t5 D6 m& @& B! Z
66bc815f02ad900042cec326a6679963 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_dbg_dwt.v
4 o" a k) }9 _, O0 w
62d60f5f2bceb3ce3f82e8fcb48446ff AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_mpu.v
1 ]4 E+ h a/ O: H9 f6 F
4b054567197e5f54d3bacf492271f4c9 AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_matrix.v
; D3 r; T1 e: `% C- b) N5 d
a436b897620bcd65a4f6f7d50345215e AT590-BU-50000-r0p1-00rel0/logical/cortexm0plus/verilog/cm0p_top_clk.v
作者:
114142500
時間:
2015-3-11 02:42 PM
thanks! do you have source codes for M0? It‘s very great for sharing the code。my e-mail is
114142500@qq.com
,thank you very much!
歡迎光臨 Chip123 科技應用創新平台 (http://www.chip123.com.tw/)
Powered by Discuz! X3.2