Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 10939|回復: 2
打印 上一主題 下一主題

[問題求助] layout 的NMOS bulk端如何在LVS分開?

[複製鏈接]
1#
發表於 2008-8-12 15:54:13 | 顯示全部樓層
I agree with 12345,
/ r. {, [- n$ `% V' {" Y2 Ybut I don't think that everyone can understand the rule file format.
) L- ~2 J4 a. F7 z4 T- ?: pIn my point of view,the layouter should know  what process(NWELL,Twin WELL,Triple WELL ...),Cross section ,what purpose of each layer and so on.(of course in the end,you have to understand the rule format)
2 q& H0 Z0 J. t7 H; ^2 n6 X+ b  v+ B+ G
The lvs report suggested "Use LVS REPORT OPTION S" then you will get one more report.% }* [$ ?$ o* y" B% b6 c, K$ E4 d
It will be show what problem is.' P2 @6 K" [! C4 V0 U+ E; S
( p8 {  {# N3 ^6 ]2 V( C% W5 Q
Good luck.
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-6-5 05:58 PM , Processed in 0.107013 second(s), 16 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表