危機就是轉機？類比IC廠逆勢擴大徵求IC設計人才？你覺得去哪家最好？

ranica

Product Engineer -QA
公      司：A famous IC company
工作地点：上海
6 j4 ]0 F/ ?3 a9 X
Position Summary:
; k0 I% a* I. {! Q) V% A& x, I9 rEssential Job Functions/Accountabilities:
& S3 m$ `' {2 O9 K, i: ?Work closely with RD and PE team to  
Make sure product (software) quality
QA system maintain and improvement
Daily build and daily regression test
: I8 j+ V  m# g9 kProject management and risk control
Bug/enhancements verification and testing
! I" s6 `" E8 ?6 V+ NProduct release and documentation
% f4 c2 Z. b( |. N% H4 ?
6 W3 h/ x0 p* iMinimum Requirements/Qualifications:
Strong scripting skill, Perl/TCL and LINUX shell required
Experience of SPICE-based(HSPICE/Spectre/Eldo) circuit simulation
Experience of package and PCB modeling and simulation with field solvers
Knowledge of High-Speed I/O (DDR) power and signal integrity analysis
Knowledge on die and IO ring physical design, LEF/DEF/GDS is a plus
- ~! G+ t) t0 j/ tB.S. in Electrical Engineering or other related areas, 3 years of experience
/ H8 J" X# C, Y. h' n3 M- o) BM.S. or Ph.D. in Electrical Engineering or other related areas, 1 years of  experience, or equivalent combination of education and experience
* I4 r, U" r5 r2 KSelf motivation, teamwork and strong English communication skills ( both written and oral )

ranica

Sr. Software Engineer-电路仿真和建模
* d4 s! z# g  g$ Z: S, e/ A
公      司：A famous IC company
工作地点：上海
% k# S, v5 K+ C, o
Position Summary:  
Software development and product engineering for power and signal integrity analysis and modeling
Essential Job Functions/Accountabilities:
3 D, r' h) |: v2 o+ G1 ^  h4 @Maintain the IC-package power and signal integrity modeling software, conduct bug fixing and enhancements; develop new features to expand the application and improve the accuracy, capacity and speed; perform development level testings and work with application engineering team to resolve customer issues;

) V+ O. N- x; T  bMinimum Requirements/Qualifications:
Strong experience in software development using C/C++
Strong working knowledge in linear and non-linear electric circuit network analysis and modeling
Knowledge ofSPICE simulation, or on-die and package extraction is a plus
Excellent communication (both written and verbal) skills in English
0 h" Y  @' T# e0 x0 e* P" WMS, Ph.D. in Electrical Engineering, Computer Science, Physics/Math or related fields

ranica

Product Engineer
; L! \) m% c/ H3 g7 j2 ]公      司：A famous IC company
6 i) U8 X9 C6 Q. S$ d" E$ `工作地点：上海

职位描述
: l) f; j. |- F5 r Ideal candidate will have completed BSEE , with 5 to 10 years experience in
+ V& j# ^6 x0 d; ?" {! A; hSemiconductor field.
5 X  ^; b. x; o( _5 l3 v+ Z
; h! z. y4 K8 d8 d, c4 @% u: b; w5 z Candidate should have strong oral and written communication skills -must be english speaking.
  B; j+ Z0 F$ Q+ D3 c8 X+ J
! _- ~" P; O9 m! \  [+ g$ z Candidate must have demonstrated strength with analog circuits, and familiarity with typical lab equipment such as scopes, DVM’s, curve tracers, and function generators. Strong bench skills are mandatory.

" K3 {& d1 o9 c Ideal candidate will also have ability to debug IC’s to component level from design schematics and plots.
% f6 C! M2 Y) @4 N
# Z, i2 v& J. ]& ?) z Failure analysis background is a plus.

, V' j3 L  R6 F2 d  Q2 y4 }$ C6 `: ~ Candidate must also have ability to follow documented procedures, and must be able to work independently. Individual will report to management team in US.

2 i6 K3 m$ m  B7 z- ^. ~" Z Job function to cover all aspects of New Product Development and Yield management,including bench-to-tester correlation, tri-temp characterization using ATE equipment, trouble shooting and yield management

ranica

高速模拟集成电路设计工程师
公      司：A semiconductor company
工作地点：上海
, [  A) f3 Y9 `; a% H
' F" X( Z. r: J& h职位描述：  
: O! g! D! g0 K: t6 M: [1、负责高速模拟电路的设计、开发、优化；  
  P6 h$ t8 Y/ A* w$ }$ k2、版图的设计及验证；  
' x$ h9 H8 M0 [- P3、电路版图参数的提取及后仿真；  
4、芯片的测试和分析。

职位要求：
1）微电子、集成电路相关专业硕士或博士学位，或学士学位3年以上模拟IC设计经验；  
2）熟悉和掌握模拟集成电路及版图设计的原理与技巧；  
: z  r6 R( }8 X4 o& w& ]3 V6 b9 r3）有通信系统用集成电路芯片设计和成功投片经验；  
. x/ R9 Y* ~' B" E4）善于沟通、工作踏实、责任心强，具有良好的团队协作精神；  
0 H1 @" I3 u  G& ~  u* N! K5）有下述项目经验者优先：高速锁相环(PLL），时钟数据恢复电路(CDR），调制驱动电路，宽带放大器，限幅放大器，跨阻放大器等；