|
Sr Analog Design Engineer
& M0 I3 \8 {. m: ]* H" [0 f; u3 E- Y& Q3 k
公 司:A famous IC company
L4 j4 W# a- ^; y; D7 [. r: O工作地点:上海3 f6 u; [' y7 C' j0 u' N* U
/ }+ o; ]& K' C, CResponsibilities: v' Q% a" I% o4 H g8 y
• Implement critical analog circuitries, such as charge pump, bandgap, reference voltage/current, ADC/DAC etc., for memory operation7 Z7 L7 e- L% b4 m4 a( M
• Perform transistor level simulations for functionality, performance and optimization
3 I& x9 B$ l" v) ]+ |7 t• Perform block level and full chip level simulations using mixed-signal simulators
* ?% W% N1 D" y' f* a! l% ^• Define, design and verify architecture for embedded non-volatile memories
4 f! T4 k! O% o/ P, Q7 D( F9 d• I/O design experience a plus & {" n1 i& K# r7 r! @6 B+ h
• Other duties as and when required.
8 ^$ q; [1 _2 _& h5 o5 d5 \* B' b, b b# t
Mandatory Skills:
. ^9 p/ e6 o4 S" G( s' m1 c• Must be good at problem solving , ~: _) b$ k* [9 B1 }
• Must have the ability to communicate effectively with different levels of employees/customers
1 r, S8 k3 `+ R( H2 F• Knowledge and ability to use computer tools such as HSPICE, SPECTRE, digital simulation(NC-verilog), mixed-signal simulator, static timing analysis and test generation
7 R0 r$ e8 [- O& S7 @• Knowledge of layout verification tools and debugging techniques 5 N# Z) C" ?2 t( s \+ T4 h2 l
• Some knowledge of digital RTL design and logic synthesis preferred
' _/ _9 [' H) h; o o; ?! v. O* J: |4 A# P
Education:Bachelor Degree or higher preferred
; V1 g! g# Y4 H. oExperience:Minimum of 4 year’s experience in R&D center in Semiconductor field , x9 H. I- c" Z2 `) J5 Y
Position:Regular & v! d" l/ U! k& E
Shiftay |
|