[急]verilog pipeline bubble 設計

HsuanChihCh@FB

我目前在設計一個pipeline的電路，且有防bubble機制，但在設計的過程中有些問題~
想請問一下大家!!
1 j& \& e5 b0 ]4 ]; `& q該怎麼設計?
以下是我需要的功能~
: c6 F5 @% ^2 w

Module name	my_pipeline
Signal	Direction	Description
clk	input	System clock
rst_n	input	reset signal, active low
d_in[15:0]	input	DUT input data
d_rdy	input	DUT input data ready
d_full	input	The next stage data full signal
pp_d[15:0]	output	DUT output data
pp_rdy	output	DUT output data ready
pp_full	output	DUT full signal to preceding stage

6 O8 \7 Q2 I. f- TThereare 5 pipe stages in our pipelining design.
It means that the input data can beobserved at the output port after 5 clock cycles.
All the stages must be readyto proceed at the same time.
# v! W0 r+ f2 ?- O( PWhen d_full is active, you have to keep the outputdata until d_full is disabled.
If d_full is active and all the pipe stages arebusy, you have to generate pp_full to inform the preceding stages to hold data.
$ F  |8 |) `3 F! DThe pipeline bubbles haveto be eliminated when d_full is active.

1 c) ~8 c) {8 P: I  J



% O6 a' Y9 `; P1 [1 A8 ?& q

2 {2 R) {( W* F' o  O
# ~4 ^# W  n* e- k4 X. m



* l3 I7 w  \9 c& I) Y2 ^

# t9 h/ _9 R( t- N$ z  W

6 c2 x& Q5 @8 h7 B
& d4 e0 \% j* Z+ E( ^
& T2 y  I0 o: z8 d
$ ~  Z" B; A6 t+ L6 s/ r# a