A Layered Verification Approach Applied to an AMBA-Based System

phoenixfeng

It’s common knowledge that the verification
stage for a given system is
around 70% of the overall design
effort and schedule time. Reducing
3 {2 U* C) `- J5 e, doverall time spent in test creation and
design verification is a high priority.
Success in these two areas increases
productivity and helps deliver products
2 W& s! p" \' C! r0 l* bto market faster. To achieve these verification
; x: e# A( ^# F" B4 _$ U( @  Bgoals, engineers are constantly
$ |9 j1 q0 o0 ^) [. I) o1 c$ p. ylooking for new and innovative ways to
6 W: K& n1 n" n$ W3 i4 R3 G' lconquer the verification challenges that
face them.
This article discusses a layered verification
% [4 |/ E7 K" t7 Y% A  I, }approach as applied to an AMBAbased
$ t, W- A; J, H+ P+ m( bsystem component. The layered
approach is used to create a standardized
1 u1 j; b1 x' w) o5 dverification environment that can
adapt as the design challenges
increase. Typically, reuse is very high
" g: R- |% m& }* u* F" kwithin an AMBA-based system because
many new designs are based on earlier
versions of the standard system. The
+ {' [1 B+ [' B  {& V  pexample shows the layered approach
2 J; {# X& J. Kbeing applied to verify an individual
4 r; P0 F& Z& f% Yblock as well as its integration into the
subsystem and final system representation.

femark

有時候年紀大ㄉ工程師卻是很難溝通有時候年紀大ㄉ工程師卻是很難溝通有時候年紀大ㄉ工程師卻是很難溝通有時候年紀大ㄉ工程師卻是很難溝通