Plunify技術副總裁暨創辦人黃瀚華
) X) _! {" h; V" W) r
, ~3 ]/ L, i& ?- v1 ?在2009年共同創辦Plunify之前,黃瀚華曾分別在AMD超微半導體(Advanced Micro Devices)日本分公司與賽靈思(Xilinx)美國總部擔任設計工程師,負責開發行動電腦(Mobile PC)韌體(Firmware)以及基於FPGA的系統,在電子設計產業已累積超過十年的經歷。, s/ Z6 s9 N4 i4 d- h5 v; ]
# y; _# {6 a/ C0 r( M黃瀚華擁有美國史丹佛大學(Stanford University)電機工程碩士,以及卡內基美隆大學(Carnegie Mellon University)電機與資訊工程學士的學歷。除了英文外,Harn Hua也精通中文與日文。' u% c5 N& T! `8 P% ^
( k$ k& m y& f$ i9 W# o黃瀚華發表過的作品如下:0 j0 k9 }4 p& L# Z
; K' I+ D) ^2 x" J( q& IØAcceleratedSystem Performance with the APU Controller and XTremeDSP slices, XilinxApplication Note 717, Harn Hua Ng, Latha Pillai, 2005 http://www.xilinx.com/support/documentation/application_notes/xapp717.pdf5 y: d& @- x% q G1 T* d
- J/ L- ~! D5 V O/ D3 U
ØPPC405Lockstep System on ML310, Xilinx Application Note 564, Harn Hua Ng, 2007 http://www.xilinx.com/support/documentation/application_notes/xapp564.pdf # F5 w1 O& m! Y+ }5 ]9 H! K/ y
ØMinimalFootprint Tri-Mode Ethernet MAC Processing Engine, Xilinx Application Note 807,Jue Sun, Harn Hua Ng, Peter Ryser, 2007 http://www.xilinx.com/support/documentation/application_notes/xapp807.pdf ! v- x' J5 {, V" H
ØCloud-basedParallel Design Space Exploration using EDAxtend, DAC 2012 poster presentation,Harn Hua Ng, Cristopher Magalang, 2012 |