|
招聘公司:A famous European IC company5 M) L" G4 W- i9 J8 [! z& r* h V
招聘岗位:Layout design engineer
+ _2 f1 q% n; A工作地点:Shanghai
2 x$ L* p* G: b/ x, O6 G+ l/ W8 c: W4 f* J" G- \" y9 P
岗位描述:
* o. J5 w5 Q6 `$ m5 `, _Roles and Responsibilities Full-custom layout of analog and mixed-signal circuits Estimation of efforts and schedules for layout projects Floorplan generation for analog layouts Optimization of analog layouts for low parasitics and low area Close cooperation and interaction with international teams
- E& f2 _) i' e' S$ ~* w! ]/ `# O, W, P) K
职位要求:. V4 i6 ?, T4 R7 w6 ]/ w, n
Qualification Requirement (e.g. Education, Working Experience, Knowledge, Skills, Language, Competence, etc) Bachelor or master degree in Electronics, Communications, Computer Engineering or equivalent, 3+ years Experience in analog full-custom layout (CMOS) Experience in running DRC, LVS, and PEX preferably with Cadence Virtuoso Understanding of CMOS process flow Self motivated, excellent communication skills and team spirit English written and verbal Willingness to work and interact in international teams |
|