|
國際工程論壇 (IEC) 所頒發的2007年DesignVision獎公布入圍名單。DesignVision獎項主要在表揚在技術、應用、產品及服務等各方面評選為最具特色,且能為該產業帶來最大利益的各項產品。九項類別的入圍名單,都是由DesignCon技術計畫委員會選出的評審員,從眾多擁有多項得獎紀錄的競爭產品中挑選出來,而本年度的技術計畫委員會則是由96位業界公認的最高領袖所組成。 6 X5 f+ J4 R O8 E& i! g J" U
3 h* S; t4 I5 M) ]
「我們的DesignVision獎主要是在表揚在高科技、商業及學術領域方面能促使正面改變,並能與IEC 的使命完全一致的產品。」IEC 總裁John Janowiak表示,「我們很高興肯定這些DesignVision獎入圍者的貢獻,並能與全體業界共同分享他們最先進的設計與創新產品。」
; J- k/ q" ]$ |2 M2 |* l( r& C& z' c: G* r6 x
關於國際工程論壇 (IEC)
- g% \) {* S3 Y& |/ L, n; BIEC成立的目的在於透過活動、出版品及線上教學等方式,為工程和通訊專業人士、學者及學生提供高品質的教育機會。( D( I: M. X; K: x; T2 }
http://www.designcon.com/2007/exhibition/designvision_2.html ^5 [& }' {- i ?* B* G+ ~
/ g" Q3 q/ b: V
Finalists were judged according to the following criteria: 2 s: k4 P. U. p8 j+ e0 i; X- q
●Innovation
, j- E1 O" W( E; Z●Uniqueness . t+ |$ t9 f3 m" Q0 h
●Market Impact / O. X V# F% l% }$ d5 ]
●Customer Benefits , \3 ~$ K/ N+ A0 B5 X
●Value to Society
% T- M: w3 {3 f6 b
1 T) ~& ~1 p9 y! \DesignVision Awards Finalists
' S; Q# g8 t8 H; p N6 u gIn each of the nine categories, the 2007 award finalists include the following companies and products respectively:
! X3 |- I. h8 T5 |$ R; n% ?0 a: v7 H c) Z
ASIC and IC Design Tools
/ U' | `* E( n5 L9 ` ●Cadence Design Systems, Inc. – Cadence Space-Based Router " N% |, A" A( @9 c8 a0 a# ?
●Mentor Graphics Corporation – Calibre LFD
8 Q& t& @% b% l+ G8 C ●Novas Software, Inc. – Siloti(tm) Visibility Enhancement (VE) family
# ]" D( S4 x3 | ●Synopsys, Inc. – PrimeTime VX ! z) q4 C6 P' v1 E
0 M9 `4 c% c( M9 s! |: W2 z2 f; CDesign Verification Tools
% ^) ^8 o2 @" Z" |% ]( Z ●EVE – ZeBu-UF4 - O: t, u/ g1 t0 V7 k
●Liga Systems – NitroSIM(tm)
+ U4 I) \2 d6 d% t# _ ●OneSpin Solutions – OneSpin 360 Module Verifier
& R, A1 f& w3 t' Z9 n* a# M$ L) @- @5 H* C
Interconnect Technologies and Components % p- \* ~3 V* }6 p7 I0 V8 [* Z
●Belden – Belden 1304A/1305A CatSnakeTactical Cat 5e
; }3 x* h) w$ x+ V' Y+ P& ^0 v& B ●Denali Software – DDR PHY Interface (DFI) Standard + L$ p0 Z0 [/ @' n/ }8 H$ j$ t
●TDK Corporation of America – ESR Controlled MLCCs
: Y: x. L K2 o4 u/ e; M/ Y4 \; R9 N# {. r2 B0 k) r6 T
PCB Design Tools 8 d2 I, P* Y6 [- {- X, `
●ASSET InterTech – DFT Analyzer ) z q; W. p% D2 M3 l6 G
●Flomerics Inc. – FloPCB for Allegro
6 B6 B( V) p. \$ }: @ W# _ ●PCB Libraries, Inc. – IPC-7351A LP Wizard 4 B% ]) C. Q; X9 Q, ]# Q" P
. E( ~. Q' V2 @; g
Semiconductors and ICs 9 R8 I2 u/ r' u, b5 w$ e$ G
●Lattice Semiconductor – LatticeECP2M FPGA family
$ @) y2 j6 o, e8 ~- w6 D* G ●National Semiconductor – LM3370 Multi-Channel Integrated Power Management Device
- Q6 `1 y+ O4 J1 @" O( e ●Rambus – Rambus' FlexPhase ' H. i+ {; T) Y, B- |
# d( R$ h% M: s+ x) Q1 @4 N8 @Semiconductors and ICs (IP)
3 Z9 P& Y$ A) e, ]2 n# ] ●Stratosphere Solutions, Inc. – StratoPro
5 k" ~0 u W) u' c- }' S9 g& N+ B ●Sun Microsystems – OpenSPARC T1/UltraSPARC T1 3 W& U& C, V& ~# z( L2 @
●Structured/Platform ASIC, FPGA, and PLD Design Tools
0 L4 [/ R; u: i ●Altium Limited – Altium Designer 6
& k# P& Z, v6 u+ ~ ●CoWare, Inc. – CoWare Virtual Platform Product Family
' L1 A) \. j3 z: I& c ●Xilinx – PlanAhead Design and Analysis Tool (Version 8.2) 4 j- S: W# h2 b3 k9 E
6 R' }1 m# Y8 Q( N& I! [
System-Level Design Tools
0 m! h' _8 h& R3 O2 y# t ●Bluespec, Inc. – ESL Synthesis Extensions for SystemC
; `7 o' M' \& |# L0 k ●Synplicity, Inc. – Open IP Encryption Methodology
6 q4 }* m0 R# u8 ?$ P( t6 m3 C ●Chip Estimate – InCyte Enterprise 0 U+ {5 H$ w- m, z
2 W: c& a% r3 nTest and Measurement Equipment
% Q ^. d) X, R6 R5 k ●Agilent Technologies – J-BERT with industry first built-in clock data recovery (CDR) : Y! L0 k8 x) G' _" ^7 |7 J& ]
●LeCroy – SDA 18000
. s& }7 Q' d7 d8 ~, @) |" S8 O6 j) @ ●Probing Solutions – PSI 2020HV
2 L/ E u- H+ c ●Tektronix, Inc. – RSA6100A Real-Time Spectrum Analyzer
# n$ m% e: c8 U' X ●Wavecrest – SIA-4000 Signal Integrity Analysis Solution |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|