3D IC技術發展與市場趨勢

heavy91

由於電腦與通訊產品的迅速發展，近年來半導體相關產業為了滿足消費者對電子產品輕薄微小化與高效能的需求，使得晶片封裝製程業逐漸脫離傳統的技術，朝向高功率、高密度與低成本的製程發展，而三維堆疊式晶片的技術乃應用而生，成為全球關注之焦點。特別邀請國際知名之Yole公司的專家於3月4日自法國來台，作深入的技術探討與市場剖析
' i. _4 F" g( N, \) `1 ~
4 M. k5 v8 m. S8 `% b日 期：97年3月4日（星期二）
1 I$ z9 v  @/ k# x1 P7 M* I地 點：工業技術研究院51館3A會議室 (新竹縣竹東鎮中興路四段195號51館)
主辦單位：工業技術研究院電子與光電研究所
講 師：
(1) JEAN-CHRISTOPHE ELOY, General Manager of Yole Development, France.
; }' D+ l6 A! d# b% x•JC Eloy has created and is managing Yole Développement in term of international development and strategic orientations of the company. He is in charge of the MEMS activities at Yole Développement.
1 x% Q) o- A2 q•He has performed more than 100 actions or analysis for the different customers of Yole Développement (from materials and equipment to devices and modules).
. q) m  D, I- r, J: n) J1 [(2) JEROME BARON, Technology Marketing Analyst, MEMS & Advanced Packaging
+ }& R. ^" a* G& Z+ ^•He has been involved in the analysis of the 3D Packaging & MEMS market evolution at device, equipment and material suppliers’ level.
) ]. j2 j  {- P# \•He has performed more than 20 different market analysis for different players such as LAM Research, Infineon, Dalsa Semiconductor, Tokyo Electron, CEA/Leti and NEDO.

% D- ~, D$ J: x- Y9 ^5 d費 用：一般學員每人新台幣3,000元，微機電產業發展聯盟會員每人新台幣2,400元，先進微系統與構裝技術聯盟會員享有2名人員免費，第3人起每人新台幣1,500元(含稅、講義與餐點)。
- A( a9 w* c! m' |$ Q
9 V2 i5 ^- |4 ~* Q/ N' N2 s附註: 本技術研討會以英文報告

* G+ t) i* P$ `& _. b, u7 _; T3 q議 程：

  J/ j. ~5 H& H) l: L09:00~09:05 Opening
3 D' v. Y9 O8 o09:05~09:20 Introduction to Yole Development and its 3D IC & TSV Market Research Activity
09:20~09:50 Overall Roadmap for 3D IC & TSV Integration
3 @; ]0 R' W. I  h09:50~10:20 Market Forecast Model for 3D ICs
10:20~10:40 Break
4 W" T8 G+ @" w7 _! L6 ?10:40~12:00 Technology Roadmaps & Market Drivers Per Application (CMOS Image Sensor, RF-SiP, MEMS, DRAM, Flash, Logic...)(I)
12:00~13:30 Lunch
8 \0 M# {6 K6 o( l% Z9 b8 ^# b13:30~14:50 Technology Roadmaps & Market Drivers Per Application (CMOS Image Sensor, RF-SiP, MEMS, DRAM, Flash, Logic...)(II)
14:50~15:30 Cost Model For 3D Packaging With TSV
% y3 [- M9 q5 k2 G15:30~15:50 Break
# C9 _/ X# J' s; Q( l) p) K15:50~16:20 3D Packaging Infrastructure Readiness, Perspective & Conclusions
16:20~16:30 Q&A

報 名 處：工研院電光所 周惠珍小姐 聯絡電話：03-5918062、傳真：03-5820221
e-mail:hui_chen@itri.org.tw
3 l" J; Z* p* C
參考網址：http://e-pkg.itri.org.tw/memb/SeminarView.aspx?SeminarId=61