|
FPGA and ASIC prototyping of Signal Processing algorithms with MATLAB and Simulink, i) Q" X4 N/ t8 @* V: E& _
Frank Liu, Communications and Semiconductor Industry Marketing, MathWorks Inc. 26p
9 p; b* k1 M# D* J* ]% ?: ^2 J! B4 m1 e& P+ ^& I: Z4 M, N
What You Will See In This Session
@: _) [9 c6 K E6 p4 C. Z/ d1 Y$ h7 M1 K
Introduction to Model Based Design For FPGA and ASIC- K0 o# X: E1 c2 I) n2 O
Case Study – Audio Equalizer$ I/ d6 E$ b9 Q* c
Fixed-Point Modeling9 h1 R) f3 O- v0 I) t6 r
HDL Code Generation
5 P; C- J/ L: U" R4 cOptimizing For Speed And Area. L! a8 M" ~; w0 d2 t m. D
Verification: HDL Co-simulation And FPGA-in-the-Loop* g; @# L2 R9 W( S7 ~( K
Summary And Next Steps
# m; u3 `1 q5 f2 p0 i
, _7 m0 D& e+ E. ?7 H% R; S( n) N! D1 l* E
! u |& K# ], [/ F. Z |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|