|
我目前在設計一個pipeline的電路,且有防bubble機制,但在設計的過程中有些問題~& |$ }3 u( d9 |6 [% r+ K' G5 d" B) }
想請問一下大家!!' k& w. e$ Q/ u9 I" t
該怎麼設計?
* m# I, i! _2 Z9 ~ \以下是我需要的功能~
8 N5 U+ f9 X6 h$ [4 E3 L | | | | | | | | | | | | | | | | | | | The next stage data full signal | | | | | | | | | DUT full signal to preceding stage |
/ v6 X7 `% g; c7 u) A0 T7 Y
4 E+ a' c* H" q2 v
2 ^# A! ~) D( A7 E; |9 RThereare 5 pipe stages in our pipelining design. & b ^( V b$ S4 p
It means that the input data can beobserved at the output port after 5 clock cycles. ( I) O$ I& ~) C6 [6 E9 q& l& s
All the stages must be readyto proceed at the same time.
" y/ r8 I! d" R4 y/ y9 ?When d_full is active, you have to keep the outputdata until d_full is disabled.
5 J6 {; B R2 d1 q6 N- HIf d_full is active and all the pipe stages arebusy, you have to generate pp_full to inform the preceding stages to hold data.
' o1 V' i& Q% O1 eThe pipeline bubbles haveto be eliminated when d_full is active.
7 |, T( E& U1 V' Q+ c
7 Q+ v, b* n# h/ v5 e# k2 o- Q* P; j% N2 F& a, _2 A
4 R( v; r9 ^2 V% F
+ Z3 M2 `1 @3 P3 ]% S: p9 ]1 I9 q+ F7 H. r8 w$ G) F4 K2 ~& D/ j6 J
/ [" J$ K+ e, W
* E: ] o, @5 W# R+ M1 C
3 j* Z9 c/ l; E, ~- U2 n9 R* b& v
1 y9 U1 U/ J2 ^( X
- Y6 m1 ^' v4 p. G+ C8 x' o o; y; f$ r5 i2 J) F. _
( q# G6 S" P$ j7 c
4 s( {7 t( w' _! b; k
* Z7 a1 N7 l3 a( K6 j! ?: s6 c; j) R" G% ~9 t8 h
/ W. O" {+ R) C0 r1 x
8 s$ r3 s5 y) F) G
5 I& G+ z3 q* G n) F3 ~
/ X. i1 [3 P! `4 M* Z; w# a |
|