|
Sr. Layout Engineer /Staff Layout Engineer
3 o' f5 x. d/ v* Y- G" d; j; N1 `4 m0 u+ d% {
公 司:one famous IC company; k3 Q. {, [% g8 C: S: e z
工作地点:上海
& |+ {! o7 c$ ~" k& C, u: g( J
, S; P8 w3 E" \; kJob Requirements:
5 R6 u, f; q' X; B) b) ?-Work with circuit designers to build physical design floor-plan; * J! O# {# q$ E6 ~+ X. A
-Complete the physical layout design with the constraints of circuit design requirements; 4 O' S9 @) |. g2 L, y8 O" D
-Verify the physical layout design to meet both circuit design requirements and process requirements;
! Y& w5 X9 }1 `# c8 W, ]3 Y/ T-Use the advanced technologies to improve layout design quality and efficiency. : e6 c3 [: A! o
* ~! _; u2 H8 w# d+ KQualifications:
- ^* |9 K0 c& d" o, D-College degree (or above) in Electrical Engineering or other related engineering field; ! Q5 `8 n+ w0 h6 I) _0 H
-At least 4 years experience in layout design field with rich tapeout experience;
. J5 V U" p) N1 I-Good understanding of basic electronic principles dealing with circuit and layout design;
' R' l: N0 e1 g8 t& Y6 W: }-Familiar with IC layout methodologies, flows and CAD tools such as Cadence virtuoso layout, Caliber physical verification;
G3 F2 t+ V( e-Prefer experienced in PLL and IO design " w$ u% I* u% e' b. }5 d
-Patient, A good team player, Good communication skills;
! k# Q5 U' u4 r4 H0 v( @-Can communicate with both written and spoken English. |
|