Chip123 科技應用創新平台
標題:
[關於] [jianping ]如何用verilog將變數前後補上幾個位元
[打印本頁]
作者:
tommywgt
時間:
2009-11-5 05:40 PM
標題:
[關於] [jianping ]如何用verilog將變數前後補上幾個位元
本帖最後由 tommywgt 於 2009-11-5 05:41 PM 編輯
4 @ Z7 q1 O( Q" _1 d* X
& @' }& {# u) [. [% d6 v! i, X
因為無法回覆, 所以開新文回答....
/ i, p4 T5 V" W2 y: M/ c6 S! J4 A
ABT={2'b00, DATA, 4'b0000};
& m" _+ f/ v1 v
" z# Y3 f" b, ?0 U! N4 ~
Verilog 常用的operator
# `) P0 Z$ j J2 ]
– Binary bit-wise operators: ~, &, |, ^, ~^, ^~
! j+ p+ L+ |: @: b2 Y
– Unary reduction operators: &, ~&, |, ~|, ^, ~^, ^~
3 P9 z) K7 d: Y
– Logical operators: !, &&, ||
8 _/ B' ~3 t- v# i* B
– 2’s complement operators: +, -, *, /, %
0 b# C+ v: F2 T# F( I$ M! p
– Relational operators: >, <, >=, <=, ==, !=, ===, !==
4 s% { a9 F7 ?9 `5 j
– Logical shift operators: >>, <<
2 ~& ^ m7 {% I! G9 \2 E
– Conditional operators: ? :
1 {" [! @/ G6 l0 ~! q# W( @
– Duplication operators: {n{ <exp> <,<exp>> *}}
E6 C2 l; l7 j
– Concatenation operators: {}
' I u4 }' g- k
給你參考一下
歡迎光臨 Chip123 科技應用創新平台 (http://www.chip123.com.tw/)
Powered by Discuz! X3.2