標題: RF engineer's toghtest job function? [打印本頁] 作者: ranica 時間: 2011-7-19 06:21 PM 標題: RF engineer's toghtest job function? 招聘公司：A famous IC company ; w. f* ~2 \8 @( U9 d招聘岗位：RF engineer ! z4 @1 s4 Q- N' V( y7 j0 e: [工作地点：Shanghai) R: f* H w" z5 e" z
, E" R6 v6 W1 g, e$ o
岗位描述： $ `1 e. E9 h$ m: o6 ]Responsibilities 1. RF system design on schematic and PCB layout review, including critical component specification and part selection, RF chain margin calculation, device interconnection check, PCB EMI analysis and cross interference check. 2. Perform board level debug and testing including impedance matching (noise figure and gain for RX, power and efficiency for TX), device operating point optimization, RF calibration, 3GPP non-signaling/signaling testing target for GCF compliance. 3. Collaborate with core team engineers for specific issue logging, feedback, debugging and problem solving. 4. Provide technical support to customers and work with technical team and/or FAE for customer R&D projects.作者: ranica 時間: 2011-7-19 06:22 PM
职位要求： 6 B, _* b3 Q! l. y* |1 {Required skills and experience 1. 5~10 years experience in cellular radio system design or testing 2. Understanding of general RF and microwave principles including Smith Chart, multi-port S-parameter calculation, transmission line theory and impedance matching etc. 3. Knowledge of RF circuit analysis including filter design, noise figure calculation, amplifier (LNA/PA) design, oscillators and mixers, phase lock loop design etc. 4. A good knowledge in RF components, such as RF transceiver, SAW, duplexer, LNA and RF switch. 5. Experienced in lab hands-on test fixture and prototype making and impedance matching and tuning 6. Knowledge and experience in RFIC characterization and test, understand principles of RF calibrations and device optimization. 7. Experience and knowledge of GSM/GPRS/EDGE/WCDMA phone development process and RF performance DVT steps. Familiar with compliance tests for GCF/PTCRB 8. Familiar with RF testing equipments, CMU200, Agilent 8960, network analyzer, spectrum analyzer, and signal generator. 9. A good working attitude. 10. Excellent oral and written communications and interpersonal skills' able to function effectively in a team environment. 11. Master degree in Electrical Engineering with a specialization in telecommunications 12. Knowledge of RF system link budget calculation, wave propagation, antenna modeling and design is a plus.( `) r% p' R0 v2 `$ N
$ x+ f0 p! ]" o$ t能者與意者請email研發簡歷與chip123聯絡。作者: ranica 時間: 2011-7-28 01:59 PM
招聘公司：A famous IC company / D; M) X) _0 p' [! U% n/ u4 \招聘岗位：RF Test and Application Engineering( P9 j1 V# ^2 D) x3 O" \6 [9 K
工作地点：Shanghai % O1 W% m% h3 R( K9 F* c v% L4 t9 C+ L+ B: ^" G6 P1 L! k
岗位描述Job Description： r* L+ l4 |2 m! W8 P! n$ v* Z9 w# V
Your role will support the RF test and Application of advanced wireless SOC products at the board level. The work will include RF test, RF application, significant automatic test (ATE) development, and offers an excellent opportunity to work with sophisticated SOC designs. You will be working closely with a team of Systems engineers, RFIC designers, ASIC engineers, and marketing personnel. Versatility is essential.: [( D6 V8 v0 _: |$ I8 C) o4 {
Perform the RF test actions, such as RFIC test, RF system test and Platform test; Program the ATE with Visul Basic and Labview; Make test report and slides for team review; Platform design, bring up, trouble shooting and other application tasks if necessary.8 k3 f/ L+ L. G3 ?2 n( i
% a/ C$ Y2 H& Q2 @- Q' z
职位要求：8 e" d6 J! C5 J, U. a" D; ~
Required Experience9 W" `) p2 J$ ~4 g
- Bachelor of Science in Electrical Engineering (BSEE) or equivalent experience;" p+ I$ J6 W: k
- RF test experience with board level, such as RFIC test, RF system test or Platform test are required;; z8 X2 h6 U; A* v
- Program ATE with Visual Basic and Labview is required; % Z! k! ~. T' V7 R: F- Platform design, bringup, trouble shooting and Platform performance optimizing are perfered; 4 G# g# u0 M) y% @- Good RF theory knowledge and a good understanding about RF parameters, such as NF, Gain, IP3, Hamonic Rejection are required; 9 w6 W9 E P3 o- @6 B8 R- RF circuit design and high digital circuit design (schematic & layout) is desired;$ B( u5 a4 C$ H0 i( }
- Good team spirit and work altitude; 5 \" {, N( F% O6 h- Good communication skills.作者: ritaliu0604 時間: 2013-4-24 01:54 PM 標題: RF Engineer 客户 a famouse communication device company ! z* R# N$ ]3 m5 i* M地点 Suzhou6 b) Q. j$ ]7 C) U' X
- E+ d' ^* P; h# n4 E6 U职位描述 Responsibility： # y$ K0 w7 y( o( T! {3 I1.Responsible for the design, development, evaluation and analysis, applying radio frequency engineering principles for wireless communications components, products or systems. : n$ g/ ]) t9 X; A
2.Performs circuit level design, testing and preparation of production drawing package. Develops and executes product in-process and final testing and integration plans for new or updated products. Test/evaluate competing products and technologies.7 x6 J5 {# d3 v/ G4 u% T
3.Investigates and understands the technical capabilities of competing equipment and stays current with RF/systems development. Researches new technologies.2 L# H1 ]. r) D6 k: ?
4.Documents procedures/process related to work assignments including production drawings, tests plans, procedures, source control drawings, etc. Support Sales team and Product Line Management by assisting in the preparation of bids, proposals and Request for Quote for current and potential customers. Under the leadership of more senior engineers, develop technical solutions/product designs to serve customer requirements. + K4 b9 k7 q7 f8 s9 C
5.Prepare part specifications. Researches and evaluates potential vendors and makes recommendations as to the final vendor selection. i2 H; }/ I4 @" j
, {8 m6 y5 _' |# Z4 z+ h" r职位要求 Requirements： + K! T" S9 v) ?5 Y7 [% A1.Bachelor degree in Electrical Engineering.% O* J. P$ V( [9 O9 p! L
2.5-8 years of RF circuit design experience.$ ~) |( b9 q- N Q
3.Strong written command of English.) |. j& E/ m) w9 z1 b
4.Optionally: experience working within international teams that are US and EU based. * n' \2 c5 k8 F1 ?& |) q5.Optionally: RF system design experience作者: ranica 時間: 2013-5-15 03:32 PM
模拟电路设计工程师9 Z& H) b9 h6 i5 X
客户 A software agent company 3 k( }- x+ {6 |) b2 b' Q( ~* \地点 Shanghai M1 U7 B) d+ l4 b8 Y/ P7 j$ } / l$ W6 v- C0 F# [职位描述 " J, \* E/ P( V: {负责模块电路设计 , ?9 g' T( F6 i& G+ O! r5 V2 T% j4 A W; L# i
职位要求 ' J0 I! I6 n& ^职位要求：9 R' s; i. \7 v, E
2-3年（硕士）或3-4年（本科）模拟电路工作经验及以上 1 j1 z- K7 X( c" r( `& }
熟练掌握各种基本模拟电路模块设计 ! c) s3 b. L- `
有amp及高速接口设计经验的优先 " b' p( k, ~: W$ \! C) O2 L0 w2 c5 a有高压ic 设计经验的优先 : y2 f5 m7 `6 ?/ A" s+ _2 A. W有power ic设计经验的优先 9 W2 i. u7 [$ m, e, T
良好的团队合作能力作者: ranica 時間: 2013-5-15 03:50 PM
模拟信号IC设计工程师 ! L5 p% w# u% ?" _5 A) l客户 A famous IC company5 p& x& J+ d. F4 t
地点 Shanghai + q( U1 `7 M5 {3 j/ Z ) W0 u# r) w- t' j' r. E3 L职位描述： $ W2 \& X1 P n& v( ^1， 负责模拟集成电路芯片的定义，开发和验证；5 v7 r) S" y. _# g1 W
2， 配合市场部完成项目初始定义，主导项目技术可行性研究和立项； ( d8 t+ s2 a+ O, d& ^ V3， 根据产品定义和技术规范设计具体的电路架构，独立完成模拟电路设计、仿真、验证等工作； & {0 r9 l! a4 e" l/ ?2 a4， 规划版图布局，指导和协助layout工程师完成版图设计，确保版图达到电路设计的要求； 0 i. G2 {* N, J5， 协助测试工程师制定测试规范和解决测试开发中的问题；& r8 q2 Q d9 x4 x. t$ ]. w; R
6， 协助应用工程师，现场应用工程师解决客户及其他应用问题；' x' F/ C- }) ~+ l) }2 G$ U
7， 对产品前后端环节进行负责和追踪； ; ^ C( _2 {7 u5 W E' m( q7 }' [8， 负责相关设计文档的撰写。" f. r& i, j2 F$ a* T
9 Y8 e) y/ j9 L4 d9 S6 B0 W- u任职要求：5 y" q7 N6 `8 g/ h. q
1， 微电子或电子工程相关专业本科以上学历，五年以上模拟IC开发经验，熟练掌握模拟电路IC设计方法； ' x, |) ?8 a6 b- ~1 v& H! Y2， 具备模拟芯片设计、仿真、布局、流片与测试经验，具备高速模拟电路流片经验优先； 8 I; |9 \: z& `3， 对半导体器件以及工艺流程有比较深入的了解作者: ranica 時間: 2013-5-17 02:37 PM
模拟信号IC设计工程师) Q. Z0 X6 a3 o7 t" Y
客户 A famous IC company& }' _; G' x5 }. y& n
地点 Shanghai 9 |: _" P4 |) s* Z" U8 d1 V9 c4 |( h 1 s; g+ F+ y9 ]. M0 ?职位描述; |) H/ K, R0 S
职位描述：" i& q2 ^; n0 t M+ N4 A) B. h
1， 负责模拟集成电路芯片的定义，开发和验证；3 l0 ?5 M/ D, f) [& |/ n, q
2， 配合市场部完成项目初始定义，主导项目技术可行性研究和立项；% ^0 i, h4 P5 _6 t
3， 根据产品定义和技术规范设计具体的电路架构，独立完成模拟电路设计、仿真、验证等工作；5 f8 E! `9 L' s1 G/ `9 b
4， 规划版图布局，指导和协助layout工程师完成版图设计，确保版图达到电路设计的要求； ' c" q( s8 S# R% ?& Q3 ^5， 协助测试工程师制定测试规范和解决测试开发中的问题；: H0 b: H/ c8 Z$ O% W
6， 协助应用工程师，现场应用工程师解决客户及其他应用问题； & |9 d. y. T% z7， 对产品前后端环节进行负责和追踪；2 W/ R$ \: {8 U2 a1 S8 X
8， 负责相关设计文档的撰写。. r2 J0 Y" z1 E+ {/ }% |0 P
6 ~- V8 c8 _* b( f职位要求8 @% ~; f6 r+ C$ S5 ~1 B
任职要求：$ e4 f' Z4 E( B7 Y; H+ M
1， 微电子或电子工程相关专业本科以上学历，五年以上模拟IC开发经验，熟练掌握模拟电路IC设计方法； 9 d" ?3 W( C9 D3 j# Y' v. x* |2， 具备模拟芯片设计、仿真、布局、流片与测试经验，具备高速模拟电路流片经验优先；8 A! |' Y7 g+ N! c5 z! j
3， 对半导体器件以及工艺流程有比较深入的了解作者: ranica 時間: 2013-5-17 02:38 PM
process intergration device NVM flash memory NOR development ) k/ l4 G2 I) f6 T z( |# ]客户 A famous IC company 9 J0 P: [+ [ d7 \! [地点 Shanghai9 f1 i' S+ L, [6 a9 I
# [5 a& z6 n' @! K$ XJob Description and Responsibilities:7 |/ P+ Y2 R/ U6 |9 a0 a& j1 o g
Advanced embedded flash memory technology development, including cell definition, process integration, and cell optimization. Lead cross-functional, cross-organizational team to integrate embedded flash technology into foundries' and IDM's logic process. Act as technology interface to internal and external customers. / |9 T1 R( @" W+ ]8 I! V' K2 I" S7 t7 ?3 q0 w6 i
Key Competency Requirements: ' \( x- R9 v: R1 l* ~# lFlash memory technology development experience. & q% K& q+ {! T: ~6 L9 yIn-depth semiconductor process and device knowledge. # \2 ^7 ^1 m5 H, {Broad knowledge in IC development process, including CAD, circuit design, layout, TCAD simulation, device characterization, product testing, reliability, yield enhancement, and qualification. . }& s1 _$ J! QDesign of experiments and statistical analysis.: q# y% H! V w3 u
Strong analytical, organizational, and communicational skills. ; d! D" v+ M; T# IDemonstrated success in a fast-paced, multifunctional, and multicultural team. 0 @3 c" X1 s6 d7 ?5 U" ?" }! H4 R. B: q
Education & Experience Required:& F c8 }3 m. }) S9 q
M. S. or Ph. D. in E.E., with at least 8 year of hands-on semiconductor technology development experiences.作者: ranica 時間: 2013-5-17 02:40 PM
Sr. Analog and Mixed-Signal Design Manager* W# z0 [/ K2 p
客户 a high speed analog semiconductor company* G' c. E) P& a6 N
地点 Shanghai 8 ^1 P) R% {6 W. m( n2 |' u5 W( y+ `
Responsibilities- _( R y2 y& w [1 t% I
Recruitment & manage a 3-5 analog and mixed-signal design engineers team in Shanghai, {# L* N7 ?' w% S# t6 T% u
Work with local digital SoC team and US Headquarter teams on: 2 Y) ~, A! k) h3 b q% @6 h4 X1. cultural and technical methodology integrations. o$ M: R# c* ]) B) I$ A0 b0 n. ]6 Q
2. design tool environment setup # p) G- p) ^" W7 {! c3. training of engineering team members hired in Shanghai / s1 R) w A% ^- G0 x8 w4 ?1 y+ q5 Y j' G4. project definitions and planning ( ^8 @* F2 Z' i- h' }) U8 g5. project executions9 w" k" H0 ?) K) u% O6 C
1 J9 x, l& Z q+ O) \Direct hands-on management of highly technical analog and mixed-signal engineering team/ h) k) K/ L* ], B
Managing engineering team for successful execution of a analog and mixed-signal block/IP development $ F' i, C; }1 a0 {+ O8 L1. Definition ' T% ^3 J r; O7 t( m& z2. Design ( `: O; X* |% ]3. Pre-Silicon Verification* w) T' ?( M# k1 {& S# k1 X
4. Post Silicon Validation& p$ a; B4 u9 O1 d$ Y+ [( K& f
5. Production作者: ranica 時間: 2013-5-17 02:41 PM
音频CODEC模拟 IC 设计工程师 ! X0 V" r, e0 K2 i* [: Q# Y3 b客户 A famous IC company + v+ B; P' t4 N地点 Shanghai+ M! |% q# [7 O
9 ~/ d. Z/ V3 F( B
岗位职责：8 U2 A. M8 @0 i$ l3 E
1. 定义，设计CODEC中模拟电路或其它混合信号IC，负责模块和整体芯片的仿真和验证* {) X2 b$ i; k& l& I9 O; D7 g6 G
2. 使用Matlab，CADENCE或MENTOR GRAPHICS等设计工具进行建模和模拟电路设计，仿真。 i0 t6 e9 g Z. z' p3. 设计版图布局，并协助版图工程师进行版图设计，确保版图达到电路设计的要求% h& b% G2 J. w! M* q1 W
4. 计划实验室评估计划，并使用实验室测试设备对工程样片进行测试评估。 ! ^, Z. w- ?' l5. 撰写设计，测试报告1 i/ ~$ }; n. x; J4 Q% Y. Y0 Y
6. 协助测试工程师进行中测和成测规范的定义和程序开发，验证 3 B, C4 d% L# ^6 g; I; Y6 E8 P; D7 h! R1 B+ g7 J
任职条件： 4 k. `0 ~. a: y1、 学历：% t0 t1 \8 V$ k2 S& G0 @
a) 电子类专业 . K' I, f1 ?/ d' [# l" B% `b) 硕士＋至少3年相关工作经验 2 T& o6 n9 n! X- B4 d, M% l4 [% Lc) 本科＋至少5年相关工作经验 - z* K N$ m" e6 s( q2、 工作经历及技能要求% _! ?3 o; d& Y2 G; b9 ]5 j
a) 具备扎实的电子电路和晶体管的理论基础，掌握IC设计流程、方法及工具，熟悉集成电路制造过程和工艺。6 H! @! E0 }4 ~9 }
b) 熟悉各种ADC和DAC的架构和设计要点，有完整的音频Codec中sigma Delta ADC和DAC设计以及成功流片的经验； 0 t1 p$ B" q+ l( r1 s+ [c) 熟练应用Matlab，Simulink，Cadence设计工具进行ADC建模和设计。' N$ T; q0 i8 E2 I4 V' [' I% A
d) 精通模拟电路，特别是开关电容电路的基本原理，设计技巧及关键模块的性能参数。 : A; q+ g& f9 Ne) 具有良好的学习，分析和创新能力，良好理论与实际结合的能力，在电子电路方面有良好的悟性 $ E9 o6 d4 d+ `9 a# [f) 能熟练阅读英文资料并能用英文撰写技术规范，设计和测试报告。6 w+ ]4 r2 S- \& m8 V4 r1 ?
g) 负责，敬业，具有良好的团队合作能力作者: ranica 時間: 2013-5-23 03:34 PM
Sr System Manager+ t5 O m( h' q* f; L
公 司：NO.82-A famous IC company2 [% Q* X; z2 p% n X2 l
工作地点：上海0 d3 X$ i+ I ]9 u" E0 f- o; J
- @( n+ e1 Q7 H' V W/ jResponsibilities $ H9 l2 {" O1 h3 ^ b! H1 |4 d
1.Manage a team with functions of FPGA-based design prototyping, pre/post-silicon validation, engineering/testing board development, ARM cortex-M processors based firmware development U; w( m7 a2 m) p" R V& S4 _2 M
2.Communicate to management, other functional teams and customers in an multi-site, international environment 8 |) a1 O! x+ c2 z# Q! h
3.Hands-on knowledge in the system/board/firmware field and be able to help the team members 0 a: ^' N5 \) c9 I1 P& Z0 ^ $ @* _% M7 _1 U4 z. V1 Z& jMandatory Skills : x# s0 p6 g! x) a5 b/ Y
1. Fluency in English (both Oral and writing) and communication skill is essential for this position ) b/ |' C: g. J v. O/ @- U' d
2. Good board design knowledge and experience in an IC engineering context 3 G/ C0 [" X% y( @3 K3. FPGA based emulation system and flow , s+ O$ O; X$ c1 S
4. Embedded system and firmware 5 Q$ u* ]% {( f& z9 `5. Good understanding of computer interfaces and instrument control (USB, UART, GPIB etc)作者: ranica 時間: 2013-5-23 03:34 PM
Preferred Skills 0 ~4 W- R6 Z4 A+ k
1. Digital signal processing knowledge ) J4 k0 D3 V2 I/ a) p) v
2. Algorithm development # i" T$ i" E3 V$ C
3. Product definition/Specification 8 f5 G$ ^( S" ^: Y( P8 v; Z
4. Analog/Mixed signal measurement and characterization + T3 ]! I: }2 L1 v/ Y' t5. Smart meter design and application " _% w- T3 H6 Q
9 o( n& k2 h* k* {8 |+ F
Education ( C0 E: D: s( P! R2 y* m
Master Degree of Electrical Engineering, Computer Science or Control system V* i: Q6 [/ i8 ?9 d3 ?
7 o( @1 o% L+ @2 }0 q
Experience / U* i$ X- G: v" P, q" T1.10+ years of working experience in the high-tech industry. ) @( o- G6 X) ]- P2.At least 3 years of experience in an international company, or oversea working experience. / R( v7 H. R( q }. O; R5 e
3.At least 3 years of experience in a management or supervisor position ; U# @4 Q, b8 [5 s. w
4.Experience in embedded system development . H* D3 t9 V( S0 V. r
5.Experience in system validation作者: innoing123 時間: 2013-7-10 02:30 PM
Developer Relations Engineer ; U, i z+ R# m f. m+ e# G' c公 司：A famous IC company- R8 X2 j/ y* o R
工作地点：上海# A$ f w2 T7 y% s! s
7 x, r9 h- O. t( K9 J) ?% r2 [
Accountabilities / Responsibilities: 2 x" `/ p7 Y& }% S
Working with partners and customers to help them solve their problems. ; L' u9 H/ T0 x1 z" N, R
Creating simple examples using OpenGL ES and OpenCL etc. to help educate developers. 5 `1 f, z" o, X$ d6 o8 Y6 _
Working with cutting edge hardware, building and flashing new OS images. 3 s2 y1 J( \ U& v Writing and maintaining documentation. 5 K7 e4 Z' S6 W( j! } Working with latest cutting-edge GPU APIs. 6 h2 \7 X5 c* m Performance analysis of partner applications including games, UI, etc. ; M1 ]; d7 }1 E8 M) S! s j* V
Maintaining knowledge of mobile GPU architectures as they advance. ' E) Y5 I% L" K) ]+ b* A
Visiting partners or representing XX at international conferences and tradeshows.作者: innoing123 時間: 2013-7-10 02:30 PM
Job Requirements: ! V- e8 I5 t+ F Essential Technical / Professional Skills 6 f3 Z& R4 |" c2 H) H0 v A good degree in a scientific discipline preferably Computer Science. ) K- H* R, K" \2 V: H/ l4 e& v Experience with Linux or Android development platforms. W- k) s2 [* x3 x Experience with C, C++ and Java across Linux and Windows and an understanding of how to write portable software. 6 U# G. M; h6 Z! f" h Understanding performance bottlenecks in mobile systems. $ \0 ]& ~+ P- e( V- n% _: K Knowledge of Khronos standards such as OpenGL ES and OpenCL. + n/ p( \1 k) G1 q$ v1 n- z
Experience with version control systems and issue tracking (git and JIRA). ) S( E; `4 m, W, u! h; p
Excellent spoken and written English skills. $ Q: b6 M- ~! x% {' l( F" [+ q Problem solving skills in challenging circumstances. 3 _/ f# t6 y' y( r& F2 |
& {# n/ |" j5 r' o* J6 g
It would be even better if you have experience in any of the following: A X( R P1 ^
Embedded systems (especially if they are XX systems). ; B" z, I$ q" L6 c h" U% w- G9 p Linux internals and device drivers. . ~3 \7 W* V8 |0 j. V, X8 j/ [2 ]: ~4 S
An ability to pick up new technologies quickly. - ?' Q; }6 Q k5 @' G
Experience with scripting languages, e.g. Bash. ! J! Q. b8 M( Y# g; S Customer support. i; ]7 C& t& }( p ?' O
Team management and leadership.作者: innoing123 時間: 2013-7-10 02:31 PM
Webkit / Gecko Expert' A2 G# K4 Z0 C
公 司：A famous IC company + v. i$ O# R0 v工作地点：上海 , `4 s% }# d( s) i; v0 {$ i3 R8 t. P( ]5 U: u8 k
Accountabilities / Responsibilities: . t5 v% d0 Z# O, Q* v; a
Maintaining the existing code base: fixing bugs and adding new features. . S# w. I6 J# S( |" \& G Investigating and profiling existing HTML5 technologies. ; P& e( F2 Y) _; y9 S
Working with partners and customers to help them solve their problems. 8 l* x) b8 j2 s6 M8 w6 K% O5 H Reviewing other people''s code.+ `5 n7 {- ]* h Q, t+ V: y
% ^, M/ j( b8 M# a6 @. z5 W& ?. C5 SJob Requirements: Essential Technical / Professional Skills： `$ G# }) O1 `! L- F" E% K0 v
A good degree in a scientific discipline preferably Computer Science. * J+ ^/ @& N' w1 I, h( t, n Able to demonstrate deep understanding and expertise in WebKit or Gecko, other layout engines would also be of interest. . q |4 `% J1 V0 @3 w( m$ T Experience with C, C++ and Java across a range of platforms (at least two of Linux, Mac OS X and Windows) and an understanding of how to write portable software. - F2 f' G1 F% [& l* R& O0 w Experience with HTML5, CSS3, JavaScript. ; Y6 w1 Z8 t9 _( g Comprehensive knowledge of Khronos standards such as OpenGL ES and OpenCL. ) X4 z/ e+ E, q" ` Strong testing skills and the knowledge of at least one xUnit framework. ( o e$ a" f, e
Experience with version control systems and issue tracking (git and Jira). , N; u1 v* ^/ Q3 C H. b: b
Knowledge of different browsers and their underlying layout engines. $ f4 w) x7 u. ~* Z2 C Excellent spoken and written English skills. $ p/ G& M% P+ ^& r- l3 ?
- n K/ T( n! U) M, q8 C# l# J P
It would be even better if you have experience in any of the following: 5 p$ n: N. X3 h- E m0 |) ^
Embedded systems (especially if they are xx systems). / q" p" A, E8 U. _
Knowledge of the capabilities and limitations of mobile browser. 4 E9 \: s- o3 J; |1 V4 O3 f- R$ B An ability to pick up new technologies quickly. $ ]# Y2 V- A, \0 F7 b1 }
Experience with a scripting language, preferably Ruby, but Python is good too! ' _; G" s% W; E9 G Customer support. # r0 a4 Y: _& r+ Y1 Z3 W: x0 o Understanding of development and project processes in depth. 2 K% U3 d( p D) A Team management and leadership.作者: innoing123 時間: 2013-7-10 02:31 PM
模拟电路设计工程师: h4 O9 E8 E" S f
公 司：A software agent company ) ]0 X- F6 x2 e3 `) r- l5 c1 p. M工作地点：上海 4 k% L8 D: {( K1 |5 ^) E9 X- U0 a- ~0 u& {% e3 i6 W0 E9 a
职位描述 4 f, r4 v* W1 ~1 h" z负责模块电路设计: W7 W% J# ^+ ], r# I9 K
: h4 F8 G/ M8 s5 l3 ` H0 J职位要求： ( f. v% O' p& l7 \2-3年（硕士）或3-4年（本科）模拟电路工作经验及以上 0 H; M/ K: Q9 l7 a3 \3 C
熟练掌握各种基本模拟电路模块设计 / B3 Q7 _- J. m( ^4 U7 x
有amp及高速接口设计经验的优先 # e# N' P# N# L8 l" p! Y
有高压ic 设计经验的优先 ) p$ V' c8 E7 `; {/ {有power ic设计经验的优先 # {4 c0 A; }9 N8 J+ ]良好的团队合作能力作者: tk02376 時間: 2013-7-16 10:40 AM
模拟信号IC设计工程师 6 ]' w0 O0 W# q/ r9 a & n" P J3 }7 }公 司：A famous IC company 2 W3 c1 m" A8 L* g工作地点：上海6 N6 Y6 t. E! M1 G% `/ Y3 x! @
: u2 }7 u; h. K0 F! e2 I& B
职位描述： 4 {, h, V6 P* Q" U! b1， 负责模拟集成电路芯片的定义，开发和验证； % s( P1 |, `; E1 _ J) }2， 配合市场部完成项目初始定义，主导项目技术可行性研究和立项； 2 F$ U( k& b# A( Z; V3 \
3， 根据产品定义和技术规范设计具体的电路架构，独立完成模拟电路设计、仿真、验证等工作； - t$ B3 c8 k. }4， 规划版图布局，指导和协助layout工程师完成版图设计，确保版图达到电路设计的要求； % k0 \, K' N; n8 h ]
5， 协助测试工程师制定测试规范和解决测试开发中的问题； ' H8 L/ A3 ^. r! c" g1 h4 i0 ~6， 协助应用工程师，现场应用工程师解决客户及其他应用问题； 6 X) L6 b- b9 o' k
7， 对产品前后端环节进行负责和追踪； 6 b/ O1 y- z8 q9 s8 K" U$ G8， 负责相关设计文档的撰写。/ W3 i/ i" t, W- B5 z* g$ @
: N" G1 H& S$ s任职要求： ]1 \" Y* c+ H! ?, n& H( `, i1， 微电子或电子工程相关专业本科以上学历，五年以上模拟IC开发经验，熟练掌握模拟电路IC设计方法； ) G, r- a# N! W/ v) r( C5 b o2， 具备模拟芯片设计、仿真、布局、流片与测试经验，具备高速模拟电路流片经验优先； 7 m* X7 [ k: @: C4 k f0 M6 o3， 对半导体器件以及工艺流程有比较深入的了解作者: tk02376 時間: 2013-7-16 10:41 AM
Senior NPI Engineer (SSD Product) 2 P7 M5 Z; O. q' w ( F0 v; ]0 z+ J6 R公 司：A famous flash memory company ' U8 c. g* A( Y) w: H+ _& B工作地点：上海 6 z2 w. A3 F: ?" ?: c! C: j9 E* d0 N$ Q9 K6 }) d; h+ y }
/ j; ^0 t% ^4 |4 U# @. d# Y' D
Responsibilities: 0 j+ R1 O# j4 C3 P Work with the global engineering teams and subcontractor engineering team to define performance matrix for *** SSD project and program in Shanghai : k+ R' m* m. j4 i8 o
Develop and implement NPI holistic strategy and process for a scalable new product development and implementation process for SSD program 7 T9 W+ z! D/ w2 b5 E1 H
Manage new product capacity planning and scheduling (with IE/ MFG team). Ensure product ramp-up and on-time delivery. 5 r9 C+ g5 D$ g5 {7 d
Develop and implement product end of life processes. G1 U7 B. _; G% x Work with R&D, MFG, Engineering team to develop and standardize process for new SSD product ! M+ s2 `% \ N$ ?0 b$ \9 p; O+ r( y. V7 @1 \
Requirements: q: `8 L2 P! D- r( i3 p
BS or MS Degree or above in Engineering or technical discipline ) I. s1 p" H6 |3 V More than 5 years solid experience on new project management of storage /consuming electronics products. ) i; G% K! X- ~: ^4 ^+ i
Excellent English verbal and written communication skills, native English speaker preferred. : j; @# R: _) A Must have good interpersonal, strong ability to work in a team environment. 6 P% Y! R5 R; a) a( c( }1 n! g, k
Worked in International environment and can coordinate within different groups (cross functional team) 5 O# D' u1 t" ]0 s9 T Self-driven作者: tk02376 時間: 2013-7-16 10:41 AM
Sr Product Engineer! l) l- |+ t1 H
6 d0 h: A& G3 F9 Y- |# w
公 司：A famous flash memory company ( Z2 |5 z8 V. J; c工作地点：上海2 k& g3 A0 |! V- r: x
- {4 F) j: n7 V) _1 z `
职位描述- B$ l/ {9 f' a0 C- z3 f j3 P
In this position, the individual will be responsible for NAND Product Engineer and Package Qual/Rel tests setup/FA/Action Plan. The individual will also be responsible for Product Evaluation DOE for Rel/DPPM improvement and D/S and KGD Sort Yield improvement. 9 s1 ] P h, W, N/ y) P
' |6 O) E4 H* L* s/ m- N/ G B职位要求. q2 G S) d. N6 {* r
The position requires a Bachelors degree or equivalent. Masters degree preferred. The ideal individual must have proven ability to achieve results in a fast moving, dynamic environment. Self-motivated and self-directed, however, must have demonstrated ability to work well with people. A proven desire to work as a team member, both on the same team and outside of the team. Ability to troubleshoot and analyze complex problems. Ability to multi-task and meet deadlines. Excellent communication (written and verbal) and interpersonal skills.作者: tk02376 時間: 2013-7-16 10:43 AM
系统/应用工程师7 v+ t, V5 O8 f) S2 r' c
• 公 司：A famous IC design company in shanghai$ D, S% z& r; h' K
• 工作地点：上海/ p5 c9 n$ d: L) I
, e5 w! _' I0 `& O/ D
主要工作职责: 4 a. @* d) L) r9 `
1. 负责笔记本、电动工具、电动自行车等锂电池保护系统的软硬件设计 # `/ v9 G6 s1 r
2. 参与公司锂电池计量和保护芯片的新产品的系统开发、设计及验证 @) W+ Y! }$ V2 Q7 ?1 h% x0 c
3. 制定产品规格，就芯片原理及关键参数等技术问题与客户交流，了解客户真实需求 5 Q1 d! E: w& ]) B. ~5 }: r9 X3 i# F4. 配合设计人员完成芯片设计，提供建设性意见 1 b& r7 @! |/ X7 K" v' C6 k
5. 制定芯片验证方案，完成芯片的系统验证 ! J$ s! z7 I9 y
6. 针对公司产品设计应用电路、编写应用软件、整理应用笔记等技术文档 4 [( s5 b# [0 J& W7. 研究锂电池容量算法，提取满足客户需要的容量模型 " m0 v: g7 G( s2 R& |
8. 进行内部员工培训，为FAE提供技术培训和支持， : H1 }( O7 P9 R! O& F4 l; u# P- U
9. 为销售提供技术支持，解决用户遇到的技术问题4 k' c1 U, i [" H/ G9 J f
) P/ [5 I3 ~ \& R. |( |职位要求: 2 P9 C) V6 M; W- B, y) g2 ?1. 计算机、电子、微电子、通信相关专业本科及以上学历； F/ x7 v$ a+ k
2. 3年以上芯片应用经验，曾参与或主导锂电池计量或保护芯片产品的设计。 ; ? L2 C- ^! K, e5 F: d* W# @3. 了解笔记本、电动工具、电动自行车等应用系统的电气特性 9 w5 I5 E1 e8 W6 D4. 了解锂电池Cell及Pack特性，对锂电池容量模型具有一定了解 / }* e# }& e6 o5 R6 Y* ~
5. 正确理解Spec要求，可独立完成Spec的制定和芯片的验证工作 ' G: ` O5 I4 j" U7 L! [3 m5 D2 p6. 精通嵌入式软件开发，有一定的C/C++编程语言经验 * |2 b# s4 b: `+ H, g7. 丰富的电路分析、设计经验，熟悉常用的电池元器件的应用 : d# G2 e3 ?7 F
8. 良好的沟通能力，可正确理解客户的真实需求 / T1 R+ w5 z- g9 x0 N2 D9. 认同客户导向，可快速解决客户问题 , M+ E( o" N$ A+ @2 S10. 具备良好的读写与英语能力 ! L0 l5 i* O' L0 S& D11. 积极进取，良好的团队合作精神。作者: ranica 時間: 2013-8-16 01:31 PM
RF Systems Design Engineer 3 u, s4 J1 `6 j- w ( f# Y" i0 s- @: I公 司：a world leading RF MEMS company " p: z% H3 R1 M5 o" b7 j( f3 I) L5 |工作地点：上海; b. @4 Y' K5 H0 T- I: z+ V
- F( q" ]1 }0 b$ y$ g. M. f
职位描述- l' i, C" n% A; c4 K
SUMMARY (of position): Systems Design Engineer responsible for strategic customer design & applications support, with primary emphasis on wireless handsets. The successful candidate will be responsible for supporting internal and external customers, providing on-site customer technical support, training and presentations, product benchmarking and advising customers on designing with ****’ products and helping solve any technical issues customer''s may encounter. Additional responsibilities include gaining feedback from customers for MRDs, and developing materials for technical seminars, application notes, trade journals and conferences. This role will involve travel. Candidates should possess a BSEE and MSEEE, and have experience with electromagnetic simulation tools such as, HFSS, CST, Sonnet or others and have experience with RF system simulation tools such as ADS or Designer. RF or microwave board level, layout and systems and RFIC design is a plus & m3 W4 T* p4 L+ Q8 h: y - @3 o, T7 A; s* l$ OESSENTIAL DUTIES AND RESPONSIBILITIES include the following. Other duties may be assigned. & Z: ]$ r$ d7 c% n7 ^
- Must have current or prior experience as a cellular handset designer &/ or RF Applications Engineer * U } {; [% A; G; I$ s- m+ e4 ?
- Experience in Cellular Handsets: * O' P& \; O' U/ \' j% w. z8 O
Overall system architecture design & applications # s, s* V; P* M" \
FEMS ) j3 i3 j6 i) W& L# c1 S; C: A Antennas + L4 j. Q. B) V9 [
Power Amplifiers # _* X, e/ G( v0 I
Interface specifications (SPI, I2C, MIPI, RFFE, etc.)作者: ranica 時間: 2013-8-16 01:31 PM
- Experience in Antenna Design – familiarity with basic antenna types (PIFA, ILA, Loop, etc…) 1 y, s+ T ~8 h4 m1 g/ V- Ability to advise customers on the application of CK products for use in antenna Aperture Tuning and Impedance Matching 9 h' r8 X9 ~1 y: K0 G
- Experience in RF Systems board design is a plus . a+ [; P0 t! S# r- Ability to translate customer needs into actionable design requirements for **** Inc 7 k- O8 a O* Y, P3 @+ C/ g- Experience developing hardware & software tools and collateral for customer adoption d, T+ s, ~! y- f0 r: M) Z- Reference design experience highly desired: GSM, EDGE, WCDMA, 3G, 4G, etc... , {3 _/ I! b/ N# @
- Understanding of transmission line theory, electromagnetic theory, Smith Charts, & RF test equipment 9 o6 n8 l& x0 b# z. u
- Provide on-site technical support to customers including requirements analysis, design-in support, product trainings, performance evaluation and tuning, application and troubleshoot support, etc. $ G: X4 @& ?' a( K9 F& t- Aggressive technical support in capturing new designs . M# ^/ _2 a% x2 u* _9 i
- Collaborate with sales and marketing teams to penetrate strategic accounts and support marketing events. Provide customer/market insight to marketing & engineering/ product group in new product definition process. 8 _5 m: @6 m' g7 h# R7 A- Track projects regularly, lead customer and internal communications, drive design-wins and resolution of issues. 4 r+ Q b' e& D, X: a d! C0 Q9 m
- Good understanding of customers’ eco-systems, preferences, engagement and market trend. - R' U. b0 ?7 j/ @
- RF CMOS experience is a plus 8 v ~+ {: v) x
- Must be a self-starter and have excellent communication skills 8 O- @( m" @9 e. ~) X* t- d- Proactive and highly self-motivated. Ability to work independently. 0 N9 n& ]& M# U$ N# }. H
- Good learning agility and communication skills are required. , q2 n2 M; _! j( x, n- Y
- Good command of spoken and written English and Mandarin 0 C( P3 y) U: i/ A- Travel will be required.作者: ranica 時間: 2013-8-16 01:31 PM
职位要求 5 G+ ^8 J) i- m. B9 USUPERVISORY RESPONSIBILITIES Initially this role will have no supervisory responsibility. However, potential career promotion could rely on ability of ideal candidate to take on supervisory responsibilities in Applications, Marketing &/ or Sales. ' c; Q2 ]8 P7 _- t " m1 A) e: |- B6 g& {QUALIFICATIONS 6 N% U1 W u' m$ j4 O" f 10 years mobile terminal, RF component or front-end experience (or advanced degree) 1 y0 r8 T/ r& c0 [& ^" C4 ]" } Cellular/ high volume CE design or applications experience % }1 z/ i: _: G
Ability to communicate effectively and efficiently / l e! E( e3 |9 I; s/ {- w
6 P. H1 v5 [6 H* E
EDUCATION and/or EXPERIENCE 9 J0 G7 o! B' _+ I
Degrees preferred : BSEE (min); MSEE (preferred) 3 w6 q, ~8 ^0 `; X* z
At least 10 years mobile terminal, RF component or front-end experience (or advanced degree) , T. z5 Y0 P9 w
Familiar with cellular systems and standards (CDMA, GSM, EDGE, WCDMA, etc) # r0 @" U Y: x, O* n: o5 ` Familiar with RF EDA tools such as ADS, HFSS or others, RF or microwave board level, systems or RFIC design. # ^6 K# U/ ?) a Knowledge of cellular RF front-end architectures . D* T a# {% D
Understanding of various key interface specifications (SPI, I2C, MIPI, RFBus) : n9 w9 Y# W- Y7 ]( G
) m/ h0 H5 Y' \ * t5 V0 B: j8 N5 m7 E% |! [: D' O 8 _9 H/ s6 u/ P2 j: jHARDWARE/SOFTWARE & f4 P F& b. r( ^& b3 FHardware experience to include RF/ analog component & systems 7 u) j1 x& \1 iSoftware experience optional but desired : t( {# o; c9 I6 X. J H, u
RF design tool experience is desired (EDA tools such as ADS, HFSS or others, RF or microwave board level, systems and RFIC design). ' D4 Z5 G0 H/ V1 H4 P3 Y5 vCERTIFICATES, LICENSES, REGISTRATIONS (Described or None) 4 M- ~0 E# {/ c1 b
0 }7 y& S8 @- I3 H& p
None ! C" s0 r" h4 p& G( U0 n( O! w( ~+ @& e. G
PHYSICAL DEMANDS - While performing the duties of this job, the employee is regularly required to sit and use hands to finger, handle, or feel. The employee frequently is required to talk or hear. The employee is occasionally required to stand and walk. Specific vision abilities required by this job include close vision, color vision, and ability to adjust focus. The employee is occasionally required to travel to customer sites in the US and abroad. 6 y' \( |0 X. W+ N
6 j: q c+ S& W+ s, S0 x
WORK ENVIRONMENT - The work environment characteristics described here are representative of those an employee encounters while performing the essential functions of this job. Reasonable accommodations may be made to enable individuals with disabilities to perform the essential functions. ) r* H) L9 A( }: [2 i1 R " g8 l7 a5 {( ~- _2 X7 pThe environment is that of a typical office or laboratory. The noise level in the work environment is usually quiet.作者: ranica 時間: 2014-3-6 02:37 PM
HardwareEngineer . | G9 y1 Y. ~公 司：A famous IC company3 e* V+ u# G1 w! D# f- C& z# b6 {
工作地点：上海# O0 e7 b7 t) `2 }: U3 f6 M
! @& q6 J" X3 j; Z2 E6 F# J3 `: `
职位描述! m, g3 `2 }1 G$ Q" L2 ]
1.Be responsible for hardware system design, discuss with chip designer, understanding their requirement and design the hardware system(schematic, PCB and C program) correspondingly 1 {6 T# g0 V$ y, O
2. Testing the hardware system and provide test report ) W( n' M. M) l- X1 g1 G3. Debugging the system, discussing with chip designer and help chip designer debug the issues 9 s6 B" R: ~" d" ~: P- s6 X
7 L; y, J( J/ I9 s要求： 6 W" V5 J/ q) @8 i$ H1. B.S. in electrical engineering or equivalent is required 6 m5 `0 a* F) e
2. 2 or more years of PCB design experience is required . [' u% a" Z k0 O3. 2 or more years of C programming is required 3 M8 H8 @# E* J/ @/ u4 h4. DDR knowledge and testing experience is required # y. Q# H' l2 z5 N: Z ]5. Experience of Xilinx/Altera FPGA is preferred # R* H- L3 \0 k
6. Experience of embedded system is preferred + r3 z1 @/ E, n* }6 m$ W6 v3 R7. Experience of using multimeter, waveform generator, oscilloscope is preferred # B( w- [; w5 B# ~0 `& ?0 D* g# b8. Verilog coding experience is preferred 2 E4 U/ g K7 l1 H o# C6 M% n
8 e( M g2 _0 @( a2 l* T3 N
PS：最好有 . DDR knowledge and testing experience is required作者: ranica 時間: 2014-3-7 01:13 PM
Staff Analog Design Engineer - T: J4 a8 d/ e公 司：one famous IC company j# d/ q% Z. N1 w. c3 ?+ |
工作地点：上海 ! i$ i& M. @5 f$ O/ E9 Z3 t2 B& i1 D) f/ W* K
职位描述- a& t2 e8 V; Y( a5 J. d
Work with analog and ASIC design team for new product development; + Z' l1 n: o! J: C0 U% ] Work closely with layout designer for layout implementation - ?" g: Q" W8 p& X3 t, D3 B Verification of performance requirements using appropriate simulation and verification tools. % `% Y; j( @7 f1 E" f! a
Support test & product team with chip debugging, failure analysis, characterizations and product release efforts + u% b0 h& f- K' @; i% h* S1 w4 s) Z5 _; G# ]
职位要求 " f1 D+ {1 Q! ^2 ~Qualification Requirements " G/ z) @7 I2 n }% a' P4 @ Master degree or above in EE or related field; 5 d7 b2 W, R! Q1 A( g
5+ years of experience on analog IC design area; & W% m. j* r6 B, C) ?
Familiar with details of product development: design method, design process, CAD tool, design for test, physical design, system applicant $ G+ j- j0 }6 x$ K8 y; Q2 y6 l3 D- w Strong experience in certain analog blocks design, such as Serdes or sigma-delta AD/DA, Temperature Sensor. , z1 {, @# t: K7 Z8 L; y
Familiar with CAD tools, such as schematic capture, SPICE simulator (or equivalent transistor level circuit simulator), Virtuoso and Matlab system building; 4 h- ?$ Q5 d+ d* ?3 z Understanding of CMOS process technologies and device physics ! q' d) S1 p' j2 D Excellent English in speaking, reading and writing skill / z% y& N/ o9 W- K% s
Good communication skills and cooperative spirits. 4 }! L; a, c- r9 C$ F+ s0 s Outstanding ability of self-management / self-motivating and attain goal under pressure.作者: ranica 時間: 2014-3-7 01:14 PM
Staff/Senior Program Manager 7 h$ H; _+ w5 \; ^+ \公 司：A famous IC company( k+ S2 [3 n: j. ]! D# M3 B
工作地点：上海 6 \5 z1 @! g8 j0 s6 g- X8 E$ j+ \3 m1 T4 b* g; {
Job Function & J1 I; P2 x0 p' _+ S- K
Program Management (for Design & Development, New Product, Launch, and Sustaining IC Development) of chipsets / chip / IP-Technology ' Q! n7 R9 N0 @; a) A$ S F
+ _* C6 g& y O+ jEstablish stable Plan of Record (POR): ensure roadmap/requirements baseline, project priorities, requirements change control, driving synchronization across several development teams, coordinate and synchronize external deliverables, and schedules among many world-wide design centers, etc. 7 r" I: I( d# y' D r
( x- j, p$ ^0 a6 h6 p
Drive planning/scheduling: develop the execution schedule to include staffing needs and interdependencies. Coordinates department schedules resources etc. and develops program master schedule, work plans, checklists, design reviews, and resource requirements.作者: ranica 時間: 2014-3-7 01:15 PM
Establish routine update & communications process: update status, schedule trends vs baseline, risk management, mitigation and recovery actions, etc. Develop program indicators to push information to internal customer teams and management, develop content and present at monthly program reviews. Partner with other functional areas to establish critical processes to support disciplined product development and decision making and to ensure quality. Interfaces with internal company departments, (contracts, legal, design and product engineering, manufacturing, technical publications, product support, etc.), to be aware of each departments work priorities, available resources etc. Interface with external ASIC, assembly, and test suppliers.2 o0 E0 r2 s' g8 T) p! T
' x* Q# [1 x. O8 M2 L" Z, p Coordination across multiple development sites will be required. This includes different Qualcomm sites as well as contractors, both domestic and international. International travel to other development and customer sites may also be required. Organizes and leads interdepartmental meetings (i.e. leads meetings with engineering, foundry, technical publications and/or product support), to set project milestones, define project tasks, establish program policies and processes and allocate resources. $ G) f/ N* o' ?5 q$ c: d o! P; y% m; k
Responsibilities # Z1 p! }( g4 p1 H1 f* ~/ dResponsible for establishing project milestones, definition of project tasks, establishing program policies and processes and allocation of resources.7 p9 ?3 L) J j) |7 E4 o5 h' q1 L
3 l# A& Q W$ g# B) B1 D5 h& ?Delegates project assignments to internal departments where required. Develops control systems and methods to accurately monitor and measure program progress, identify potential problems for each internal department, identify risks, and to then develop and maintain risk matrix with mitigation and contingency strategies, monitor adherence to program master plans and schedules. Troubleshoots program issues and helps to develop alternative program tasks, schedules, milestones, processes etc. to resolve program issues.作者: ranica 時間: 2014-3-7 01:15 PM
Communicates project status, issues, and recommended mitigation plans to cross-functional core and executive teams. Participate in design reviews and coordinate or assure compliance to design or department checklists and procedures. May interface with customer or supplier directly on a regular basis throughout the life cycle of program.Position requiring knowledge in the areas of VLSI Design and Methodology, Packaging, Reliability, Fabrication, Product Development, and Sustaining IC Management. , b1 z& S/ w& T2 |2 l* O5 b / `: k. u$ |# I2 Y2 ?0 P* xSkills/Experience 2 x4 n9 O* v2 O' p, J8 m, j+ @
8+ year experience in related IC design and total product development with a later career emphasis on program management of those disciplines. Be able to multi-task with and understand/facilitate/guide a variety of disciplines such as IC design, CAD, modeling, fabrication, test and verification, product support, reliability, process control, scheduling, applications, and business/contracts. & l! A* ^8 j! _8 c5 d ; s* \, o7 B& e' P; VSelf-starter. Ability to manage, influence, and set direction of multi-faceted, multi-disciplined teams and programs independently with minimal supervision. Business acumen required.作者: ranica 時間: 2014-3-7 01:16 PM
Candidates should have previous high volume, component-level, program management experience. Must have excellent written and verbal communication skills, interpersonal skills, and the ability to mentor and motivate project teams. ) |; {' a. S" j- S- A, Q - q4 U) ^( k( }: x4 {% VMust be able to articulate vision and influence decision making and outcomes both within company and with external suppliers.5 N. u$ m' N0 g, Q" N5 z" c
- b1 T3 T1 ]3 \$ L. v, g! V
Must have a "whatever-it-takes" attitude using diplomatic leadership skills within a collaborative teamwork environment to accomplish the necessary results. Must be prepared to help in whatever capacity is necessary for the success of the program.Sound judgment calls in day-to-day engineering and marketing decisions. ) I0 ]3 ~+ R" A2 E B! v4 Y2 C8 e5 R
Self-managing and team player with collaboration. # d9 N1 ]5 R5 g M. p. j# N
1 _: i+ w' e/ L
Computer proficient and literate ! A9 e! {2 {7 |5 GEducation Requirements BS in EE/CS/CE or related field, MS/MBA a plus作者: jcase 時間: 2014-3-11 01:14 PM
Sr. RF Tool Engineer 1 a' r" l0 b! V" B2 d; M0 W公 司：A famous IC company6 x' p% a5 W1 P# c; B
工作地点：深圳 2 Q& }" P5 M5 ^5 i; J9 t( F & w# t8 f0 K/ p2 p, y- y职位描述 4 J) T' \& l( ?2 v- Support Qualcomm 2G/3G/4G chipset customer for design-win projects Q) A# Y& L5 U X% i5 H
- Help chipset OEMs to understand QCT software/solution, give customers training of QCT products ) ]7 }+ I! p& y1 I x
- Help/direct customer engineers to resolve the issues in using QCT solution no matter it is QCT problem or not 1 \4 h) K1 e& A1 ?, h- Play consultant/expert role, trouble shooting, identify problem reported by customers, analysis and report issues to developer team, help developer team to narrow down the root cause and fix problems ( D5 T+ q5 [( }( {% A- Familiar with usage of wireless test box such as CMW500, Anritsu 8820 or Agilent 8960, spectrum analyzer, signal generator, Oscilloscope etc' J" l" r1 q. D; b5 L- I r
- Familiar with 3GPP RF test spec and production test requirement 9 H* O; R( O& e1 B8 B2 b$ X
- Familiar with factory tool development, e.g. RF calibration tool, RF test tool, etc… ( }3 |; w8 b& w, h: v, h$ C- Strong C/C++ programming skill and debug skill * v }) X9 Y( U1 O; ^) C" k
- Strong experience in ASM/C/C++ programming. 7 h( b0 j9 c& G8 h
- Good knowledge on digital communication system including GSM,CDMA2000, WCDMA, TD-SCDMA or LTE is highly preferred. E& D6 F8 B I" Z) e( t4 J
- Good knowledge of RF and analog circuits is highly preferred 5 H. F4 c& C5 `# `- ET tool development experience is highly preferred 8 k; I- i( L* y' `# G+ Z. b- Strong English communication and interpersonal skills, high motivation , ]9 X- I9 P9 `& D" M/ G
- The ability to learn quickly, and must be a self-starter作者: jcase 時間: 2014-3-11 01:18 PM
Staff Analog Design Engineer H9 U0 q7 E( C* T
公 司：one famous IC company 9 `" c# P1 X# t9 W" i工作地点：上海 " S$ n1 o- F' r0 N5 d- D% y5 e 5 y& q8 x- K% Y/ G) {0 i: t职位描述 % K7 V# L% |* E( ^0 v Work with analog and ASIC design team for new product development; . ]2 P; f H& ]" q% Z3 |
Work closely with layout designer for layout implementation : Z' n9 U" w1 W7 K( J Verification of performance requirements using appropriate simulation and verification tools. , D. Z D( U) f/ q" O
Support test & product team with chip debugging, failure analysis, characterizations and product release efforts ; d ]) d0 R' v9 \3 g6 ~ 9 N! d3 h1 N3 y+ t2 s* rQualification Requirements 7 A) [9 l( ~8 |( h Master degree or above in EE or related field; 6 z# v0 u3 p( V9 t+ G
5+ years of experience on analog IC design area; ( F O7 o: k8 }, X+ v9 `+ K
Familiar with details of product development: design method, design process, CAD tool, design for test, physical design, system applicant& f$ N9 r! ~& x2 b
Strong experience in certain analog blocks design, such as Serdes or sigma-delta AD/DA, Temperature Sensor. 7 j c u$ Z0 P6 Y7 g- m ` Familiar with CAD tools, such as schematic capture, SPICE simulator (or equivalent transistor level circuit simulator), Virtuoso and Matlab system building;# [( G( E" |5 E6 X' Y5 v! p
Understanding of CMOS process technologies and device physics 4 c7 v7 C; j v' v Excellent English in speaking, reading and writing skill & |* q8 y+ y1 o4 V
Good communication skills and cooperative spirits. * @# D2 w& ?: f% Q* A
Outstanding ability of self-management / self-motivating and attain goal under pressure.作者: ranica 時間: 2014-4-28 11:09 AM
System Engineer \0 f* p! s" h+ _( I公 司：A famous IC company+ p9 j* ?. j2 V. R$ H
工作地点：上海2 z" B9 \& c# X
" [9 s3 l/ K3 `Description: * k7 A& P ?4 r% F6 i
· Responsible for overall motor control system solution success, including motor control system analysis, modeling, motor auto tuning and design of motor control systems for applications ranging from home appliance to industrial drives ' g! f$ @9 e1 |* D6 S* W' H, \· Working with IC and marketing to define new products ) y6 n4 {( E; ~' e1 `2 X1 Q· Working with application to define/deliver control library within SDK [; c2 U5 Y7 k2 T" _; p# X· Provide customers world class motor control library and motor control reference design # N( B; f5 s, [& l& H! I& |
· Testing and validation of motor control system 3 b1 N# ]5 K+ L; d· Provides technical leadership for projects incorporating complex electromechanical (“Mechatronic”) systems4 M) m' F4 e1 n3 `2 `
· Designs and optimizes simultaneous system performance goals through requirements flow down ' l1 D H4 ^" u+ }* |
· Effectively integrates all aspects of a design through the use of multi-disciplinary engineering & T# j& t( j+ k9 z' w· Verifies and calibrates motor control characteristics, diagnoses and corrects deficiencies in designs and prototypes. w% @' V6 K. O
· Understands and creates system and subsystem specifications 8 D' I9 [4 f, c" X+ D4 H& o
· Stays abreast with new technology0 z: o7 c- s8 Q; ^ n! M
]( j$ g: Y+ u* ^3 X2 _
Job Requirements: ( K0 V4 ?) m1 a3 ~/ i, F
· Experience with design and analysis of motor control systems. 5 P( D; ^2 z& x
· Strong computer skills, and knowledge of simulation tools (e.g. Matlab) is required D# a2 I7 o& \, E% F4 N5 _. [, o' H
· Experience with ARM platform is preferred 8 T# P# I0 j( N1 H· General competency in all core fields (electronics, electromagnetics, computer hardware and software) is preferred 7 j K- D( n" Z· Background in industrial drive systems is preferred ' j R5 R; p4 F5 E( D
· Excellent problem solving techniques 1 U: Y& B8 @/ b8 T8 Q# V" }
· Knowledge of system synthesis, analysis and verification techniques ( L" U# T% @2 j c! b4 I· Good organization and documentation abilities作者: ranica 時間: 2014-5-14 01:57 PM
Senior Communication Specialist % L, x. v' m& F. ? S7 `: |& A$ \, h% p公 司：A famous IC company" X6 ~5 x, Q5 d+ k6 S! j' M
工作地点：上海 ; i7 |0 l1 \ U$ }) P4 Y/ q) Q1 v- x. d; c) z. f$ G
Job Description: : A5 O- k, i0 H; |- Support head of communications for internal and external communications 1 g! z+ u: N! {9 a( m& u- Implement internal communications strategy/plan, providing support to country organizations’ strategy and objectives. Manage internal communication tools, such as newsletter, company announcements, company intranet/share point, draft internal eMag, internal newsletter, organize all-hands-meeting 3 k' E4 Z- s2 f& V1 f# t7 m. E4 Q- Support head of communications on corporate profile management, including corporate brochure etc. * S" J: q0 W) n0 s# N7 J
- Enhance and protect company reputation by driving company branding initiatives, such as press release and media events3 T3 B) O' Q9 Y1 w9 }
) b4 _; m! Q+ p: ~5 Q
Requirements: # Y B+ N9 R1 j3 Q n
- Bachelor degree or above, Communication major or Journalism is preferred 9 J6 W. r+ [8 `& ~& [; h- 3-5 years solid communications experience, preferred in B2B company - I2 n( J' ^% ?6 q8 ?+ E- very good communication skills, open, team work spirit 1 b" r" f) A1 M) z a9 X3 X$ n- Very good writing skill both in Chinese and English : N1 Y6 X1 z. ]% D) Y. h o7 `7 ?# x- English knowledge is a must, both written and oral作者: ranica 時間: 2014-6-19 09:45 AM
RFIC TEST ENGINEER ! ^( ?, i# g( X . u4 h% B5 n2 r" b公 司：A famous IC company9 k- ^7 R/ P( j! _; y7 h
工作地点：新加坡+ ~+ m2 N% c" J
8 d- I2 C9 J7 d; J8 O* u" D
Major Responsibilities: : q4 o: F+ Y) p
Responsible for planning, developing, maintaining RFIC automation testbench and test characterization. 1 S, E i1 U2 g* Z2 P, `. d$ ^; N" e
Ensure that our products are manufacturable, and exceed the performance expectations XX’s global customers. 3 U+ X6 v5 ^! t# J9 S7 K! d2 X
" f3 d1 a9 l x; S6 K' mSelection Criteria: 3 X5 x! l7 G* z) \· Knowledge and experience of RF circuit characterization, e.g.Transmitter, Receiver, LNA, PLL and RF/Microwave components.. J- i1 u% I# ]$ J
· Knowledge of RF test methodology e.g. gain, NF, intermodulation-distortion, ACPR, phase noise, EVM, etc). 6 q/ H' c7 P/ J
· Good knowledge of Labview, Excel is required. Knowledge of Visual basic, VBA, FPGA will be advantageous. ) i( D" l. Z6 ?0 ~( b· Experience in troubleshooting and ability to resolve test setup is required. 6 I" d3 |( @+ j R) E4 r· Ability to read and interpret engineering drawings is required.作者: sophiew 時間: 2014-7-3 11:06 AM
Senior Analog Layout Engineer' ^3 t( Q$ U: Z6 {5 E+ U
公 司：a top 15 semiconductor company4 J$ ~! `& [6 X; F- i
工作地点：北京 D% E2 U% p2 m1 Z3 o0 o
8 t8 y! p5 B. Y1 c6 g2 YJob responsibility: + a# C2 ]: m3 o/ y( [7 J
This position will participate in layout design team for analog and mixed signal circuits layout on CMOS and high voltage BCD process. Work through entire chip construction process, from preliminary floor-plan, detailed sub-block layout, and top level integration and routing. Responsible for running full verification sequence using advanced EDA tools. The responsibilities will include but not limited to:, n; d) v( W- k0 m/ r/ q
Leading top level layout floor-plan and integration 5 K) J& n' P3 `( M$ T6 v3 v Transistor level sub-block layout based on schematics provide by designers, including careful analog considerations ; {( r+ i- j$ Y: o! H
Completion of DRC and LVS check and verification tools ( O. B7 j3 Q* ?9 K8 G/ v
Hold and attend layout reviews 7 `* U% v' S$ ]0 k3 _ 7 j& _6 O! G( |) S% rQualification: 8 ?8 F, B# |: |' y; C1 u
BSEE or above ! @! [- F9 H R, X6 C8 w$ c
5+ years working experience as an analog layout design, 3+ years top-level tape out experience 5 @. r/ ~" |+ r) s7 ` Experience of high speed circuit analog layout ; b# }* Z& w; e/ P0 k( b/ g* K( | Understand IC process basics 6 s, x! p" Y9 }
Understand circuit basics and how they impact IC layout strategy - H/ e3 s: Z T3 ^ i8 k" g# L4 T5 X Good English language skill 7 z& @% r' i9 I% a
To be able to travel abroad frequently作者: ritaliu0604 時間: 2014-7-17 09:32 AM
System Engineer : D4 ~$ B! C4 D f , }5 j% I5 H' k/ P& ~6 ]& ~公 司：A famous IC company / v/ c B+ A" g) c' y工作地点：上海7 J- | Y! m' V9 k1 {2 C$ ^$ p0 x
& X7 a& h8 E' R7 VDescription: % b% |9 u& P0 P1 h4 ]· Responsible for overall motor control system solution success, including motor control system analysis, modeling, motor auto tuning and design of motor control systems for applications ranging from home appliance to industrial drives2 { d+ }/ a' S" Y
· Working with IC and marketing to define new products + a* Q2 _ |" {+ Z/ ^' i4 y· Working with application to define/deliver control library within SDK : C- z( `" P( l5 T# j( x4 X7 w· Provide customers world class motor control library and motor control reference design ; K& l, D( e" _* ?- Z0 P· Testing and validation of motor control system ) Z; i0 ^# N4 t3 s' G7 M* T
· Provides technical leadership for projects incorporating complex electromechanical (“Mechatronic”) systems: ]0 l3 ]$ B- H! I- ^1 w9 ^/ x% a* w2 k
· Designs and optimizes simultaneous system performance goals through requirements flow down 1 K) R, c' o2 l' B1 G+ ]· Effectively integrates all aspects of a design through the use of multi-disciplinary engineering 3 B u9 f: g/ f; \5 e· Verifies and calibrates motor control characteristics, diagnoses and corrects deficiencies in designs and prototypes 7 q5 B- I9 ^+ @) B, X· Understands and creates system and subsystem specifications ' S' \ R& c+ F, C! f· Stays abreast with new technology 2 v/ a M0 F/ g7 Z" Z8 _ i7 s: H7 B2 y4 [( M7 t
Job Requirements: 6 z+ @" L/ C4 n
· Experience with design and analysis of motor control systems. , o/ z. b" c0 L! \( w8 ^· Strong computer skills, and knowledge of simulation tools (e.g. Matlab) is required * `5 a) i5 y. j' [8 S) x D- u· Experience with ARM platform is preferred # r& V4 y- p' v3 ^
· General competency in all core fields (electronics, electromagnetics, computer hardware and software) is preferred / x& X6 _0 g+ w* X: |5 Y· Background in industrial drive systems is preferred 7 ~! P- i* W. u! u2 G f· Excellent problem solving techniques 3 E5 a* `( R& K, c1 D· Knowledge of system synthesis, analysis and verification techniques 4 E; k; u$ ?! W2 v& n/ t
· Good organization and documentation abilities作者: ranica 時間: 2014-8-26 10:39 AM
室内通信测试工程师8 m5 `* e' `9 S+ d3 v% M" D
, f% c1 p1 g3 @, z
公 司：A mobile chipset semiconductor company9 q+ K/ B6 F# j
工作地点：上海 9 X: z" t, w% n5 J' l$ N- c' T , S6 W$ ?( U L6 Z4 S岗位职责 0 e1 [2 z% H) S+ D负责系统验证LTE/WCDMA/TD-SCDMA/EDGE/GSM相关的终端测试 / c4 |8 Q. l3 C% Y) V, Z8 q7 l; k x: D2 N8 j* q
任职要求 2 I$ M* ?5 v' V
1.具备通信，电子工程或计算机科学相关专业学士学位及以上； $ F! N7 q# J: H( I
2.至少在通信行业从业3年经验； $ E3 u% e4 G" u) J i+ c3.了解及掌握LTE/TD-SCDMA/WCDMA/ GSM/ EDGE协议相关的知识。 2 H/ X, J: G% v& X' y, _下列操作之一者优先： 8 K* K2 L1 U, ~* {
1.具备LTE/TD-SCDMA/WCDMA/ GSM/ EDGE的研发经验； - U# t( E, ]1 l2 z5 V* A0 F" t! l2.具备手机认证测试经验GCF，PTCRB，CTA和运营商的测试等相关经验； ( Y5 n: y0 r1 H
3.熟悉Android系统并了解相关测试方法； - I: K6 h9 N/ d4.熟悉项目管理和具备良好的团队合作精神； ! s6 T5 ?* A) [; c/ J5.具备良好的书面和英语口语能力。作者: sophiew 時間: 2014-9-11 01:51 PM
高速模拟集成电路设计工程师 - |; O* ^, _5 g! d& R公 司：A semiconductor company 4 A! E) k; R( U" F+ j工作地点：上海! N6 W g# j q( E* c% D# t
+ w: h3 h" Q* ~+ G! X h, L" M
职位描述： ( f% x: _ b! [8 A; `4 R1、负责高速模拟电路的设计、开发、优化； . U$ \" C/ k! l* w6 r2、版图的设计及验证； / _" m# R& u! Z( q3、电路版图参数的提取及后仿真； ' X' G' y8 c; q* V4、芯片的测试和分析。 9 ]$ a5 b" Z7 b, [- C- _ % t r# Y3 V8 j7 R. q6 V0 o职位要求： ! o4 C8 X6 @! i, W3 n1）微电子、集成电路相关专业硕士或博士学位，或学士学位3年以上模拟IC设计经验； ) e* G& h5 ?' _' @# N) B2）熟悉和掌握模拟集成电路及版图设计的原理与技巧； 7 i# W3 }! h( G4 q/ [8 v! h9 d z3）有通信系统用集成电路芯片设计和成功投片经验； 4 |% y0 m9 j: z8 y1 ?
4）善于沟通、工作踏实、责任心强，具有良好的团队协作精神； , m q8 G2 n# B/ t$ i9 E* U: f/ P6 w5）有下述项目经验者优先：高速锁相环(PLL），时钟数据恢复电路(CDR），调制驱动电路，宽带放大器，限幅放大器，跨阻放大器等；