Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 6722|回復: 9
打印 上一主題 下一主題

Mixed-Signal Schematic & Layout Editing, which one has the best tool?

[複製鏈接]
跳轉到指定樓層
1#
發表於 2009-8-24 14:05:12 | 只看該作者 回帖獎勵 |倒序瀏覽 |閱讀模式
目前客製化與特定應用類比產品市場所使用的EDA工具,多半缺乏完整的自動設計功能?
6 z0 m9 ]: M8 h0 x; c. W/ @3 P& D: K6 A' b, O. x
因此,對EDA業者而言,將是一展身手、據地為王的大好時機?除益華電腦(Cadence)、新思科技(Synopsys)、明導國際(Mentor Graphics)與捷碼科技(Magma Design Automation)等重量級EDA業者展開布局外,亦不乏許多新創公司投入...! ]7 X4 Q* X' X3 g. i$ U; m
! H6 f8 q7 I5 Y8 `2 o& U
現今類比及混合訊號EDA供應商發展情形( k1 W/ b6 ^* m
資料來源:Ciranova、GSEDA(05/2008)
7 s  m) a: b* f1 @
單選投票, 共有 5 人參與投票
您所在的用戶組沒有投票權限
分享到:  QQ好友和群QQ好友和群 QQ空間QQ空間 騰訊微博騰訊微博 騰訊朋友騰訊朋友
收藏收藏 分享分享 頂 踩 分享分享
2#
 樓主| 發表於 2009-8-26 12:16:04 | 只看該作者
Layout Automation for the Next Generation of Custom Chips Like most steps in the IC design flow, custom layout is becoming more tedious, complex and time consuming. To keep up with increasing die size, tight time-to-market requirements and new process-induced layout constraints, automation of the design process must constantly increase. Schematic-driven layout (SDL) is an automated capability that assists designers with the custom physical implementation of circuits (both analog and digital). SDL provides significantly faster layout by automatically maintaining continuity between logic and layout. SDL relies on device-generation technology to automate the creation of physical layout from schematic elements.' O/ W6 j0 l. Z, N( i+ _! }& v
Click to continue reading.
回復

使用道具 舉報

3#
發表於 2009-10-14 09:03:07 | 只看該作者

台灣類比科技採用 SmartSpice Worldwide Unlimited License

Silvaco臺灣分公司與台灣類比科技日前共同宣佈一項 EDA 軟體的採購案。國內知名類比/混合信號IC設計公司台灣類比科技已採用 SmartSpice Worldwide Unlimited License,在台灣類比科技各個設計中心,都可無限制地使用SmartSpice,來做各種產品的電路設計模擬。此外,台灣類比科技也採用 Gateway Worldwide Unlimited License,做為 Schematic entry 的工具。; T$ j$ g' T" _+ g
% x0 E5 c& j$ _* r# H+ P
台灣類比科技副總經理黃肇南表示,採用 SmartSpice 和 Gateway Unlimited License 之後,在整體電路設計的效能上提高很多。Silvaco臺灣區副總經理杜啟平亦指出,類比設計工程師在重要的電路設計時,通常有SPICE License不夠用的問題。SmartSpice Unlimited License正可以解決這個瓶頸,有效提昇整體的設計效能,縮短 Time-to-Market,使公司能更快地在新產品上獲得最大的利潤。
回復

使用道具 舉報

4#
發表於 2009-10-14 09:03:15 | 只看該作者
此外,Gateway可以直接呼叫 SmartSpice,並將模擬結果(DC或 Transcient值)呈現在 Gateway上。台灣類比科技在使用了 SmartSpice和 Gateway Unlimited License之後,定能成為更強更專業的類比IC設計公司。2 _1 G  P' |2 w8 s7 {
+ q. F6 n, V+ f* N% ^6 @8 h+ w6 m
SmartSpice 除了在主要的 foundry驗證過精準度之外,在速度上也有絕佳的優勢,尤其在多核心(Multicore)的機器上效能更是明顯。SmartSpice 除了可模擬大型的電路(millions of transistors) ,在收斂性上也有極佳的成效。如果設計上遇到大型電路,或是模擬時間長的電路 (像 PLL、ADC等) ,SmartSpice 不失為一絕佳的電路模擬解決方案。0 q" V3 g- W6 V; _& {+ Y

: C9 A4 d/ v1 H/ IRubberband是SmartSpice的新功能,工程師可以於螢幕上同時調整數個電路參數,在預設的模擬時間區段,即時得到參數調整後的模擬結果,非常有效率地完成電路設計,避免來來回回的嘗試錯誤及冗長的Spice模擬時間。
回復

使用道具 舉報

5#
發表於 2014-6-17 12:32:14 | 只看該作者
TI 新型 RF 軟體開發套件讓小型基地台和回程網路開發人員
  z$ K3 X% }( l* P; y在一天之內達到 「首次調用」 進而縮短開發時間
+ e+ f! Z; }2 [: A$ z- D2 g* s4 o3 O, s/ d
(台北訊,2014年6月17日) 德州儀器 (TI) 宣佈其基地台軟體開發包 (Base Station SoftwarePac) 新增 RF 軟體開發套件 (RFSDK),可讓小型基地台開發人員配置基頻至射頻通訊,並在僅僅一天之內達到首次調用或系統驗證,此前所需的時間長達數周甚至數月之久。借助新型 RFSDK,基於 TI KeyStone™ 的 TCI6630K2L 小型基地台系統單晶片 (SoC) 和 TCI6631K2L 回程網路 SoC,如今能夠達到如數位預失真 (DPD) 和峰波因數抑制 (CFR) 等數位射頻功能,並採用 JESD204B 介面與 TI 的類比前端收發器 AFE7500 進行通訊,以達到效能與系統電源效率的最大化。此外,RFSDK 還使 TCI6630K2L SoC 能夠與 TI 針對工業解決方案的類比高速資料轉換器進行通訊。
" S7 x1 I8 B0 n7 a2 B
/ M$ \$ \6 E" v6 V6 s/ \" ^這款創新的 RFSDK 透過提供可與 TI 的基頻處理器和 RF 解決方案相連的完整整合代碼,加快了客戶的產品上市時程。透過提供簡單的 API 和一個類網路介面,RFSDK 可將幾百個射頻專用參數轉移到簡單易用的系統級配置中。在部署過程中,RFSDK 為 OEM 和營運商提供了透過監視和測量完整射頻鏈來達到現場除錯的能力,這在 SON 部署中是至關緊要的。& k" Y$ u% _/ X) d
6 U! W& i2 j6 K6 r% ^
德州儀器通訊處理器部的產品經理 Cal Parsons 表示,透過幫 TI 的多核心軟體開發套件和電信等級 LTE PHY 增添一款生產等級的 RFSDK 軟體產品,TI 將為客戶提供一個更完整且更齊全的基地台軟體開發包。此外,開發人員還發現,利用 RFSDK 所包含的測試套件、基準測試程式數值和效能報告,他們的系統測試和效能評估工作可極大的簡化。
; i+ z9 y" i& r1 n' Q: E/ q8 C3 H: x  h' w0 P9 Y
供貨情況
. K4 H) ^( Y) q/ C2 ^# GRFSDK 現可作為 TI 基地台軟體開發包的一部分供貨。另外,還可用於 TI 先前發佈的高效能小型基地台開發平台以及由 TI 和 Purewave Networks 提供的 Hercules 解決方案平台。
回復

使用道具 舉報

6#
發表於 2014-7-3 11:09:12 | 只看該作者
Strategic Application Engineer (Communication & Enterprise Power)' Y. @6 D/ M& A) b7 ^. r
! a% h' k1 z/ `4 `9 y2 }
公      司:A world leading analog&mixed-signal IC company$ \9 V5 a/ [/ D+ m) ^/ k
工作地点:深圳
: v4 O0 n: Y  d- b3 c: Y8 U; b% T8 b0 \
Reporting structure
9 V' z6 N$ D; J) b2 k+ r( y+ pThis is an individual contributor role, reporting to the Principal MTS.  , ?& o% `5 |% d; s
, b: U6 J, z, j, [
Tasks and responsibilities
1 |( H  d5 l  X( ?7 z% x·         Liaise with US corporate office to provide a high level of applications support to our customers in the China.
: O  V+ {. j6 s. ]/ Z, J; |6 H·         Develop regional strategic customers or market specific reference design and product application test report.
0 k! }" R: u0 `/ n/ ?! R7 F# ?·         Process competitive solution benchmarking.  
( _  _+ k: B4 B2 _1 x, n# ?·         Identify new business opportunities and drive design-in activities to design-win. , l: `, O$ Q6 v$ t6 s1 J) o
·         Help define new products from customers’ inputs as well as read market trend. / t( V1 a, ?8 ^+ G1 A; `
·         Support customers’ production builds and field quality improvement program.
) G5 V! u$ h4 `) m+ i6 g& C·         Conduct product presentation, demo and training to customers and distributors.
2 X: P$ y; H% Z% ?' }5 n% y) y; a& `# l' L* j7 F" y4 t
Qualifications and skills
* G5 @9 H, S! y5 G) f" ^  r7 R7 i2 U·         All candidates must have a Bachelor or Master degree in Electronics Engineering.
4 N" y+ ~! O! x/ Y·         Strong technical foundation, preferably with experience in power electronics circuits and switching regulator IC applications in computing applications like, servers, telecom systems.3 s. s, S. M1 ^0 [+ i
·         Good interpersonal skills needed to communicate well and maintain good relationships with customers.2 u9 d2 m$ n* Y$ Y5 ~( F
·         Independent, self-motivated with good problem-solving skills.
$ D/ ]3 P9 G# t; J; Y4 ?·         Prepared to travel occasionally within the Asia Pacific region and US. 8 N! `( J- {, D/ g
·         Proficient in written and spoken English and Chinese.
回復

使用道具 舉報

7#
發表於 2014-7-21 10:49:09 | 只看該作者
Sr. Application Engineer Software
- l& ]+ j/ s0 Q( {2 M$ i, C
) ]5 `" F8 V/ B公      司:A famous European IC company9 g7 @) F$ }& `% m6 S, u  \+ i
工作地点:上海* {# S5 j3 D- O' J
) P7 @& J+ n0 \
Roles and Responsibilities  7 h: h+ I; N$ N1 Q7 @
-specify, develop, test and release of embedded software for mobile phone systems  . y/ k/ Z3 z+ c& `- e! L6 \( `
-development of Linux-device driver, kernel-software and middleware under Linux and Android $ A' m( Z: i0 k
-debugging on target platforms
. b1 X5 Y9 K# z" Z-Supporting of customer and platform specific implementations  
' R. w' V) b0 t1 o' o& TKey Performance Indicators (optional)  2 S# t; Q5 d- P# E
Professional Experience in SW Engineering, Communication, independent work style, responsibility, quality of work " ^* H) j+ x) _+ V5 _! ^) }* ]" a
   
3 h: a$ u  e) l1 V, X* o4 _  w8 F( FQualification Requirement  
3 U# ^- [& k+ L- I! a5 g(e.g. Education, Working Experience, Knowledge, Skills, Language, Competence, etc)  
$ a( e9 g2 D" P  E# c7 b$ O-Engineering Degree (BSc. or Master) Electronics, Communications, Computer Science or equivalent experience, desired 3+ years experience in mobile industry # t2 R% Q) ^3 H4 {2 Y" {4 K% z
-Strong experience in development and integration of device drivers, kernel-level software and middleware in Android/Linux 6 S/ m0 v( W" t# Q0 ^7 W% p/ k. R
-Strong experience in software engineering in C / C++, proven experience with state-of-the art development tools for software engineering.    P# L6 r6 s- q" [
-Software prototyping and debugging  
  \0 V4 z" a( T& ^8 C-Appreciation of the semiconductor technology and industry in consumer applications (mobile phones, PCs, navigation systems)
回復

使用道具 舉報

8#
發表於 2014-7-21 10:49:41 | 只看該作者
Staff Application Engineer
& y) O: Q( E2 ?
, A. F; [) B( N% W. T$ o) y! w& B公      司:A famous IC company
6 W2 n7 u" T. \& T* P工作地点:深圳
8 O% S" |: M0 V* e% S7 n8 Z) g% s" F& n
Job Description:
4 ]  ]* Z8 J( h1 @6 i  Motor control design, analysis and development of power electronics for electric vehicle sub-systems and new motor drive applications. ! [5 `9 ?- z- X; n) W. c0 f6 q. r
  Testing and validation of motor control system requirements
. ?% P2 R5 [; n5 K3 m4 x0 d  Work with customers to develop and analyze system and performance requirements.
+ b5 i+ `9 N' v3 {# y7 J- ?2 k  Identify the opportunity on new device technology on various electric motor drive applications. " B7 W" u9 O5 [) q, \
  Report and summary on customer thermal design concept.
( g; }! u+ v& O4 }  Key interface to HQ AE to ensure high level feedback for product definitions and requirements on New applications9 k% w. P# R0 @# |8 [
  Provide technical support and product training to Field Support team
/ G2 ]3 ~7 G: V: ~. I
5 {' {# t7 ^  Y+ i( V7 ^Job requirement
( ^6 x0 C; I* h! J8 I   Preferably MPhil / Master degree in Electronic Eng., Major in Power Electronics preferred 5 [0 t4 X$ G3 f
   Longer experience (more than 5 yrs) working in SMPS fields with bachelor of Electronic Eng will also be considered
7 e# ~9 j  b7 m9 [/ @4 [: {& K) i" ^   Minimum 5 years in R&D of different SMPS topologies or application support of power electronics related fields  M6 p. a- j- R% c. E% x4 U9 I
   Good knowledge of Power Semiconductor is required ) d" _+ I6 F/ J9 c. d& \% M
   Proficient in topologies on Server and Telecom design " r, T& v2 ^/ {
   Willingness to travel frequently within China and oversea countries
6 f/ ?  X% F! \2 S  g" i6 \   Good presentation & communication skills, an excellent team player and able to work under pressure 5 n$ M* ?+ Z4 ?5 {: l' r3 J
   Open-minded and flexible to work with customers and meet requirements with innovative design approaches
1 X9 \/ y# n3 o% `% b   Fluency in spoken & written English and Chinese, and Good PC Skills
回復

使用道具 舉報

9#
發表於 2014-7-21 10:50:20 | 只看該作者
Application Engineer - Software (TD-SCDMA/GSM)
1 S0 N" B& N( e- H: J% i# \% E6 S4 b: B, E4 \
公      司:A famous IC company  q0 |: m& _7 \- o+ \- \' k
工作地点:深圳' {3 d7 @% Y' [2 C
; z# ~/ ~" y$ h2 r* M
Job Function        ' ?- j4 v, |* T4 w; C
- Support XXX customer for design-win projects  , ]2 R3 [" K5 r# _+ b7 t7 y
- This position focus on TD-SCDMA/GSM related support, resolving UE functionality and performance issues in those fields, as well as resolving crash and reset caused by or happened in modem functionality.
0 _& |6 g: z0 b0 l- _0 [0 |- Help chipset OEMs to understand XXX modem software/solution, give customers training on XXX products  : F# S4 Y: ?% A+ l
- Play consultant/expert role, trouble shooting, identify problem reported by customers, analysis and report issues to developer team, help developer team to narrow down the root cause and fix problems.
. K0 |3 O4 W. f" o2 x2 B7 B; C
% ]+ M+ [  _( P6 WSkills/Experience        
( |3 e# m0 ^0 Z2 `! |! x! ]7 i- Good understanding on wireless communication, familiar with 3gpp standard.  
. p: t+ l, Z' O( b) @: ?* `9 l, f- Solid knowledge on GSM/GPRS/EDGE/TDSCDMA
* @8 ^& x, t1 T: U- Strong experience in C programming
+ ?. E3 j0 r9 K- Embedded software debugging skills especially crash debug skill on real time operating systems 0 r8 B) L& d2 K* O( s. f) q
- ARM microprocessor fundamentals and hands on debugging using Lauterbach Trace 32 ICD/ICE will be a plus' D; e+ r( |* v$ Z! G8 K
- Good English communication and interpersonal skills  
" A. m! m( B* \( a8 B- High motivation, strong self-learning ability. " }4 _8 c/ p" \5 {2 h: h/ e: r
- Demonstrated ability to work with a diverse team from various disciplines and at various locations;  
; s, K. k+ z8 \! B. ~* h
( H7 }7 A) G" M7 q! A; xEducational Requirements      
0 g8 h/ _+ I) l/ M* V# b9 u, TBachelor''s or Master''s, major in Electrical Engineering or Computer Engineering
回復

使用道具 舉報

10#
發表於 2014-7-25 10:54:44 | 只看該作者
Job Title :Analog Design Engineer
0 ?2 J0 n0 T% {7 h* wJob Category :Semiconductor
% P2 [4 R8 y  ~: aLocation : Malaysia7 O- i* p/ \: P+ d% I4 a
Job Type : Permanent8 |. `( q9 Y1 G% V8 A  Q! G7 t
Job Description:. |- M! y! d4 S* v+ ?6 r- G% R
$ d, e; D/ X6 m7 L5 \: }5 \! P' s- h
Analog IC Designer to for all technical aspects of design from feasibility to specification to monitoring layout of the design, tapeout and silicon validation.
8 M% `% d* ~+ e% l$ A& n( P# d2 x, |; G6 M
Responsibilities:5 k( F4 g& t* V
Interaction with customer to understand customer requirements, develop product specification and to provide technical support.5 x0 z* `! G; \6 j
Close interaction with the design team.
+ m5 s; p8 {* d6 R& w# NSupport and guide the layout team. Proper documentation will have to be provided throughout including a detailed test plan for the validation of the design/IP.( Z: {# U! e& n
Maintain proper documentation throughout projects including a detailed test plan for the validation of the design/IP.) d. e" z$ R7 W% f
Requirements:
; |7 s% _$ L( R/ N* AIn-depth understanding of leading process technologies such as sub-micron CMOS/BiCMOS/DMOS, BCD, HV
% D, Z1 V4 F2 m4 Y2 ^Experience with simulation tools required to efficiently simulate analog/mixed-signal circuits e.g. Spectre, Ultrasim, HSpice etc& ^8 L! P( o4 K& X/ q% U& w
Understanding of simulation models, design rules and verification procedures (DRC/LVS/ERC) is essential.
4 b% E+ ]8 `" p0 N  W. XDetailed knowledge in the design and operation of the following analog blocks:
: S2 ~. B3 [! @; b. ^& t1 Q- Basic analog building blocks (op amps, comparators, current sources, current mirrors, voltage references)
& ?( N8 T8 W; b3 f" ~- Power management blocks (bandgap references, linear regulators, DC-DC converter of various topologies, LDOs); H5 S3 J- [. c
- System level protection blocks (UVLO, POR, OTP, Short circuit protection etc)
8 a# f  k, i; _# `  H! t5 d& ?- PLL and transceiver blocks (output drivers, multiplexer and de-multiplexer, clock generator, equalizers, clock and data recovery, frequency detectors, oscillators, filters)0 [4 Y+ ^/ _, j" ?: b' F- o
- ADCs and DACs& ?+ c  K) O  ~1 M1 a: j/ o' a- ~# e; X
Experience with design practices such as minimizing device mismatch, noise, signal coupling, ESD, latchup and device SOA is a must.
! i7 a6 Z4 ]3 K+ ^2 N+ J& PModelling and design skills in Verilog-A/Verilog-AMS and system modelling with Matlab is an added advantage.
8 {; v& y# w* fA track record as a team player and capable of leading teams
& o* }" ~" x- I9 pProven experience in developing and meeting engineering schedules
9 g+ L" P8 a8 ?( [" e! |' F( U1 jStrong analytical skills
3 t" S& F3 |* h/ c2 v7 lStrong organizational, interpersonal, written and verbal communication skills.
回復

使用道具 舉報

您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-4-20 12:56 PM , Processed in 0.127007 second(s), 19 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表