|
Job Title :Analog Design Engineer
0 ?2 J0 n0 T% {7 h* wJob Category :Semiconductor
% P2 [4 R8 y ~: aLocation : Malaysia7 O- i* p/ \: P+ d% I4 a
Job Type : Permanent8 |. `( q9 Y1 G% V8 A Q! G7 t
Job Description:. |- M! y! d4 S* v+ ?6 r- G% R
$ d, e; D/ X6 m7 L5 \: }5 \! P' s- h
Analog IC Designer to for all technical aspects of design from feasibility to specification to monitoring layout of the design, tapeout and silicon validation.
8 M% `% d* ~+ e% l$ A& n( P# d2 x, |; G6 M
Responsibilities:5 k( F4 g& t* V
Interaction with customer to understand customer requirements, develop product specification and to provide technical support.5 x0 z* `! G; \6 j
Close interaction with the design team.
+ m5 s; p8 {* d6 R& w# NSupport and guide the layout team. Proper documentation will have to be provided throughout including a detailed test plan for the validation of the design/IP.( Z: {# U! e& n
Maintain proper documentation throughout projects including a detailed test plan for the validation of the design/IP.) d. e" z$ R7 W% f
Requirements:
; |7 s% _$ L( R/ N* AIn-depth understanding of leading process technologies such as sub-micron CMOS/BiCMOS/DMOS, BCD, HV
% D, Z1 V4 F2 m4 Y2 ^Experience with simulation tools required to efficiently simulate analog/mixed-signal circuits e.g. Spectre, Ultrasim, HSpice etc& ^8 L! P( o4 K& X/ q% U& w
Understanding of simulation models, design rules and verification procedures (DRC/LVS/ERC) is essential.
4 b% E+ ]8 `" p0 N W. XDetailed knowledge in the design and operation of the following analog blocks:
: S2 ~. B3 [! @; b. ^& t1 Q- Basic analog building blocks (op amps, comparators, current sources, current mirrors, voltage references)
& ?( N8 T8 W; b3 f" ~- Power management blocks (bandgap references, linear regulators, DC-DC converter of various topologies, LDOs); H5 S3 J- [. c
- System level protection blocks (UVLO, POR, OTP, Short circuit protection etc)
8 a# f k, i; _# ` H! t5 d& ?- PLL and transceiver blocks (output drivers, multiplexer and de-multiplexer, clock generator, equalizers, clock and data recovery, frequency detectors, oscillators, filters)0 [4 Y+ ^/ _, j" ?: b' F- o
- ADCs and DACs& ?+ c K) O ~1 M1 a: j/ o' a- ~# e; X
Experience with design practices such as minimizing device mismatch, noise, signal coupling, ESD, latchup and device SOA is a must.
! i7 a6 Z4 ]3 K+ ^2 N+ J& PModelling and design skills in Verilog-A/Verilog-AMS and system modelling with Matlab is an added advantage.
8 {; v& y# w* fA track record as a team player and capable of leading teams
& o* }" ~" x- I9 pProven experience in developing and meeting engineering schedules
9 g+ L" P8 a8 ?( [" e! |' F( U1 jStrong analytical skills
3 t" S& F3 |* h/ c2 v7 lStrong organizational, interpersonal, written and verbal communication skills. |
|