|
Moving 3D ICs into Mainstream Design Flows8 O0 j1 V! @: N$ T; O7 T7 i
Chi-Ping Hsu, Senior V! ice President, Research and Development, Silicon Realization Group, Cadence; k' d. @7 x7 u6 N, p
; f( ?; H& u4 V! eVolume production of 3D ICs with through-silicon vias (TSVs) is expected within a few years. Early adopters of this new technology can expect higher bandwidths, lower power, increased density and reduced costs. But without “3D aware” tools and a mature supply chain ecosystem, 3D ICs cannot move into mainstream IC design flows.1 Y9 {8 ]6 w. O4 k; Q1 f# n9 L
2 m% A' v5 l! l9 H
3D ICs are attractive because they enable an assortment of die, manufactured at various process nodes, to be stacked. For example, a 28 nanometer high-speed digital logic die could be stacked with a 130 nanometer analog die. Thanks to such capabilities, heterogeneous 3D ICs with TSVs are expected to have a broad impact in such areas as networking, graphics, mobile communications, consumer devices and computing.0 l& u2 N- g+ i; v) A
" C, {4 t7 _6 m7 dRead more |
|