10/15 Apache Technology Forum 2010

heavy91

Date: October 15, 2010 - October 21, 2010
# D8 J8 A% N* |" m5 ELocation: Taiwan, Japan, Korea
3 ?+ R5 q' V2 w4 h
5 I) J9 ~. ~1 A- p% e, R
) ?& @9 n. `6 }2 N2 w) x. ~  D7 x, a! LPower Methodology from RTL Design to Chip-Package Sign-off
; e; s4 U* ^+ l6 ~Overview
In this full-day multi-track technology seminar, Apache Design Solutions, along with industry leaders, will share proven methodologies for addressing the most critical design challenges faced by engineers today – power and noise management for electronic designs. Presentations include technology roadmap for 28nm processes and beyond, advanced reliability solutions for electrostatic discharge (ESD) and dynamic electro-migration (EM), and 3D-IC design impact on power, signal, and thermal integrity. Afternoon tracks provide in-depth technical discussions on two key requirements for design methodology – achieving ultra-low power design targets while maintaining design integrity, and meeting system cost and performance needs through integrated chip-package-system design flow. Both presentations will walk the audience through a complete flow using real design examples to provide practical use information that can be applied to their current design projects.
1 a) U% ]. Y: c0 \: z! O
Taiwan

• Date: October 15, 2010
• Venue: Ambassador Hotel - Hsinchu, Taiwan
• For more information and to register