When PCB layout area is not enough, we often use 4mil GND trace to shielding RF clock trace with 4mil spacing. % M! F8 g( m$ T" S A1 x) q% Y% |Is this way enough to avoid RF clock signal to couple other signal trace near the 4mil trace?% F( x5 W' R' [; V7 W% X
Thanks