Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
樓主: tk02376
打印 上一主題 下一主題

[好康相報] There's a career in Analog/Mixed-Signal? Where's A/MS Talent in Taiwan?

  [複製鏈接]
84#
發表於 2014-7-28 10:50:41 | 只看該作者
BSP FAE& h" J0 u& |4 r% p4 g

2 r' a+ H7 C/ Z. e. ]! E公      司:A famous IC company( ^* f% ]; D5 `6 v# t0 L
工作地点:上海# S1 I0 P# V' D/ q* o
% a8 V, v. N5 q
External Description  
# Q- {% Y- h- I3 a: i Work closely with customers on Android smart-phone projects with perspective in software part from board bringup to product mass production . `+ \& g$ C9 `: n7 O* L5 s+ c( x
Regularly solve customer reported BSP/Linux issues timely or report to backend R&D to solve it timely.  6 n. p+ K* Y8 w1 V. \$ ?9 u
Onsite board bringup, failure analysis per customer requirement
5 D1 }, u* E3 y3 O Organize technical meetings and trainings with customers engineering team per sales request6 e& w, w! j+ A) z8 u9 d( ~2 M

5 L. i6 h' s- ]9 x4 e* gQualifications + s3 n, i# H# ?7 c- \# t) V9 {
B.S. degree or above in electrical engineering, computer science or equivalent. 3 E0 Z* o; b' H/ F4 X% G, J
Solid knowledge and experience on C/C++.
8 [1 k  {) t) y6 d- h3 m 3+ years of Linux driver develop experience on ARM or equivalent embedded platforms.  & e# h( V( j5 J0 V. F  R2 D
Basic hardware knowledge will be a plus.  
  p! q7 r. c0 b7 x; n: i Good communication and can work as individual and under pressure
* a3 q6 t6 a8 J# q' V5 ~, x% h, G, ` Good English read/write/oral capability.
83#
發表於 2014-7-28 10:50:10 | 只看該作者
高级硬件经理
' ?5 ^9 ?8 n: F- m6 }# ]+ x0 z
2 V) W8 \: l$ a) o公      司:A famous IC Design Companies in China
2 Q8 @1 L8 r, H7 h* W0 B工作地点:上海$ ~0 h7 {6 s6 E0 w, e4 [% q; |

0 r3 ~% ^& {2 |0 {' Z& u岗位职责:
" E, ?: g$ j1 F( O. e1.       负责硬件部团队架构设计、人力规划、人员招聘; 1 v6 l8 E! V* t: V0 B3 V' r9 Z. b
2.       把握硬件平台技术发展,研究新技术,牵头疑难问题的攻克;
8 E0 F$ E4 a: G" j3.       参与规划元器件认证流程、标准,形成企业标准元器件库;
& W' K) d) m% \: B3 m5 V. r! O, }4.       掌握手机行业的硬件技术动态和发展方向;
1 ^) V% N' h+ _; h2 [$ a6 x5.       负责硬件部相关流程、工作规范的建立和执行;
  f- ?' u* V' S. y0 p' @9 C/ H7 s6.       负责硬件部日常管理、培训及考核工作;8 Q# j5 v7 I' r/ k6 [6 T

' x# F' {& Z# K; o% f& j教育背景:
6 ]. t# n0 V2 R% B/ x电子、通讯或计算机专业全日制本科及以上学历。
7 B) {. `  ~( y0 e& ?
8 G" V6 P/ a2 Q/ {9 M- z' X工作经验: ; I- T* `! Y+ L9 b
1.       10年以上研发岗位经验,5年以上知名手机研发团队(20人以上)的管理经验,3年以上高通平台开发经验,3年以上Android 智能手机开发经验; , o- C2 |/ U% i
2.       具有丰富的团队管理经验,良好的管理能力及解决问题的能力; & s; d2 D; c; \& @9 l0 l* o6 P% B
3.       有进取心和强烈的责任心,能带领团队进行技术攻关;
1 e7 Y4 \* ]; x; X, D. ?% R  _' i9 L7 X3 n6 D1 g2 K( w
专业知识:
$ z- V$ z, M- I, x1.       具有系统的无线通信专业知识,熟悉并掌握手机硬件系统的开发设计; " M" i/ \; I- n0 I& O  e4 p, v
2.       有天线/RF上有丰富的经验优先;
82#
發表於 2014-7-28 10:49:18 | 只看該作者
研发总监
" r7 _4 t* A! a3 p& N! i$ ?- l& Z5 q3 [: b7 ?+ W$ Z( ]
公      司:A famous IC Design Companies in China
, w" G) P1 K0 L+ ]: |8 X" Y( U6 L* O工作地点:上海
! D% s; x3 z5 ]
" p  P0 l+ B3 f4 a! }9 {5 E8 e主要职责:
7 i; b2 e3 @9 ?- a- `1.       根据公司战略规划,组建并管理公司研发团队,完善部门制度和流程;
' S3 c. a4 H3 o% K- }* G2.       参与公司新产品的规划、设计和开发,主导新产品量产前试产,审核、评估及整合试产结果并提出改良意见; . m0 ?: b! h7 A, B
3.       规划、指导和管控所有的研发活动,包含整机集成、软件和硬件研发等; & a+ j4 x- N7 G4 c
4.       掌握手机行业的技术动态和发展方向,与上游厂商及互联网平台保持密切联系; ( x" ~6 B+ B$ k
5.       指导并监控产品规格设置、原材料采购、供应商开发和文控文件支持; * N( p4 q- g. J3 e
6.       部门人员的日常管理、培训和考核工作;# r# a" F8 D4 w1 W/ J4 _

3 D* x5 h3 {! m1 U+ _6 n" l教育背景: 4 o+ t9 a$ _. e# V. C) Q
电子、通讯或计算机专业全日制本科及以上学历。 * c$ X! g0 w& L8 x0 j1 B
* ?8 f: V; k3 G: Z. R* M9 n
工作经验:
7 o, [: g3 s, M  J. {, e! @1.       10年以上研发岗位经验,5年以上知名手机研发团队(20人以上)的管理经验,3年以上高通平台开发经验,3年以上Android 智能手机开发经验;
% c# K5 e. C) O" P% a0 F# y9 }! }2.       具有较强的市场意识,对市场变化及市场趋势敏感并能提出创造性建议; " Y6 z  d' g/ p7 t# G# Y
3.       具有丰富的团队管理经验,良好的管理能力及解决问题的能力;
3 `$ n0 y% i# d, k8 O4.       有进取心和强烈的责任心,能带领团队进行技术攻关;
81#
發表於 2013-8-7 16:34:01 | 只看該作者
R&D Software Engineer or Senior R&D Software Engineer
8 b; j) [' s2 ]( f: C1 y5 }
6 X3 e) ?$ Q, `8 T* R公      司:A famous IC company
9 R, f, P1 {8 N- U: E& p工作地点:上海" \. w* z. d4 w) n' c9 w3 ^6 y

; A: @4 Z% y7 Q) qResponsibilities:  + {9 Y# ?, j, {5 \4 X' h: T5 P- w
-          Design and deliver software components as a member of a software project team 7 G# z7 x& V) t4 `" T# E6 w
-          Maintain the assigned software component as module owner
& o# L7 K# A  _/ o7 _; W. u-          Collaborate with SW team, applications/field team to resolve issues and to fulfill customers’ enhancement requests) z2 f3 k3 s7 B+ b# q* ?, V
-          Support the worldwide application engineers and the customers
7 ^3 Z# l, T5 E-          Maintain the software documentation9 `% }$ E  `2 h: ]5 U' h" [# y6 F
. }3 |: F+ P: L& V
Qualifications
) d1 f9 F0 w( r# |7 _-          MS or BS Computer Science, Electronics Engineering or related discipline, with at least 2 to 4 years experience in software project or software development
/ Q& k6 O4 X. d* F-          Strong experience of C/C++
, M  a: {5 A$ f3 k-          Optional Java experience 8 W8 i& I# I0 K' G) K
-          Strong analytical and problem solving skills  
8 q% d) d+ @/ o: j6 }. p-          Result oriented, positive attitude and a good team player 4 F( f8 f. Z% }; j- _4 E
-          Experienced with modern software development methodologies such as OOA&OOD & a+ A7 |  ?# }2 a
-          Able to read and communicate in English, especially in technical environment
" M9 W( `0 s* V-          Willing to take responsibility and showing initiatives
" o9 `* r9 I1 {9 K( J8 s" h8 [
' M8 `5 G/ _( m& f+ i( {Preferred:
7 v4 o8 q9 {" m: k( `5 A* k-          Basic IC test knowledge or 93K knowledge " V/ [+ N8 t! r0 o6 _! K
-          Experienced with software development on Linux or Unix platform # c3 C# U7 C/ J" L# v
-          Experienced with modern software development process such as RUP Scrum.
4 p% n- R5 {  q( L-          Strong organizational skill to work with cross-functional teams in requirements analysis, architecture and high-level design , q9 p& M2 p) x7 m. ^( E- t+ o
-          Experience in customer interactions 3 N, n% _# x& m% k  o! ^$ H
-          Cross cultural / international experience
80#
發表於 2013-7-23 14:28:09 | 只看該作者
Senior NPI Engineer (SSD Product)
+ M6 G5 [1 E7 ?! B6 d: o! y; M3 }8 w' n- T9 v( g+ s( E6 Y
公      司:A famous flash memory company
" B8 v: R* t+ P3 X# ]5 S, u工作地点:上海
1 a+ c; \5 P0 r, ^& q4 t! F# o. k( h4 H7 N8 ^' a" B+ B1 M
Responsibilities:   " Y' A% s& f9 r' Z4 X% X: ^
Work with the global engineering teams and subcontractor engineering team to define performance matrix for *** SSD project and program in Shanghai  ! E4 }4 o" U; o/ s) U
Develop and implement NPI holistic strategy and process for a scalable new product development and implementation process for SSD program  
  O& |% G% D8 A( { Manage new product capacity planning and scheduling (with IE/ MFG team). Ensure product ramp-up and on-time delivery.   
8 @# Q8 U& ]( T4 Z Develop and implement product end of life processes.   
- i/ w% ?* g+ a( [# `) U Work with R&D, MFG, Engineering team to develop and standardize process for new SSD product
( P3 X9 V2 G9 ~9 n/ G8 [7 x* v% X
Requirements:   
, C- v8 P$ ~! C* g% K# D" L BS or MS Degree or above in Engineering or technical discipline   
& {" h3 h8 f. ]( t More than 5 years solid experience on new project management of storage /consuming electronics products.    ^) b* o: T1 C" J& s
Excellent English verbal and written communication skills, native English speaker preferred.   1 G2 O4 R+ ^5 Y) l. C& {4 u: ]
Must have good interpersonal, strong ability to work in a team environment.   
  r$ X0 c# ?1 M2 x5 z Worked in International environment and can coordinate within different groups (cross functional team)   ) J$ z4 e: `& U3 m4 o" B
Self-driven
79#
發表於 2013-7-5 10:09:57 | 只看該作者
Senior Physical Design Engineer$ a& W1 w1 s# s/ e7 r% V
公      司:A famous IC company/ S. T* V9 D7 u& v) R" q! t
工作地点:南京
/ ]2 I) D- Z+ n9 E* N1 b: h, d( j6 l- p. }- m9 n+ D; u
Key Responsibilities  
6 N% c2 ]9 Q0 u. {% n) oDepending on experience, key responsibilities will involve some of the following:  6 m! c) m* x# P" G* O
IC implementation from netlist to gdsii, with synthesis, floorplanning, place and route, timing closure, and physical verification. % q' L+ q, `4 j) w' f
As a key member of physical design team, your will work on one of most advanced and the most complex chip designed.
8 B( q1 a$ a2 ELeading a team of physical design engineers and resolving the technical related issues.  ) w9 U' Q% @. s0 v: g* c
Crosstalk analysis, power analysis, and static timing analysis.  8 L( q, @/ L/ C4 W2 u6 w
Write scripts in Tcl to improve productivity.    n& M8 Z. h& L
0 {5 x% Q" N, m7 ~9 ?
Experience: 5+ years in physical implementation engineering  
  m3 I( y0 ?( K: A. C* j  
; ~7 W9 r$ a' M& e9 \- tEssential skills  * q/ l! i% J; k( D+ E! ^
MS in EE required.&#8226roven track records of working independently on place-and-route project running and DRC/LVS/ERC/Antenna debugging skills  
# A5 L" ?6 I  h7 y/ DExperience with Magma or Synopsys place-and-route tool set and physical design project implementation.  4 l! n! M4 A# U1 l7 E
Good programming skill. Capable of writing Tcl or Perl.  4 j1 a1 ^: r# N- h5 Z) C) t$ q& V
Familiar with synthesis, static timing analysis.  
; `1 C4 C2 `7 p! X. KSelf-motivated team worker, good verbal and written communication skills in English.  
6 J; o" ?" M" c( j. m; D! p9 |Technical and team leadership proffered. Previous management experience highly desired.  
* U7 N: s3 H5 gExperience with synthesis, DFT, and verification is preferred.
78#
發表於 2013-6-7 17:38:08 | 只看該作者
国网资深方案工程师(软件)
1 O$ R' }- I; B6 q+ b
- }/ n! f. x6 e$ n3 W: X0 a& K公      司:NO.116-A famous IC company
8 q& _( r" z  D" Q; V工作地点:上海
. v! @8 A$ L" ]6 n; u& c# J. h+ b$ X4 A
工作内容:
$ s3 |% j" J( E- l0 n1、负责xx电能芯片的整体方案设计。 7 ]6 x' u; ]4 a3 t! B

; a8 D3 T' {1 U1 C' Z2 \岗位要求: & T) x" T. A; R
1,   本科及以上电子或自动化相关专业;
4 h: o) A+ f! g( F. }0 n2,   有3~5年以上国家电网电表软件研发经验;
* D+ p' _0 _& e: m0 [3,   做过完整国网单相方案,且实现量产; ; F' |9 E6 z2 T2 ^0 j8 R7 Y! p- ]
4,   深入理解国网单相电能表的各项标准,645通讯协议; , K2 J3 a5 R; n2 R6 P- }* m) |
5,   深入了解单相国网软件架构、软件测试流程、及送检流程;
2 \- l2 X+ I' s# G/ z' Z6,   对国网单相表的硬件有一定了解;
% C& Z" y. U  K" ], ~4 r7,   有良好的沟通和协调能力,善于团队合作。
77#
發表於 2013-5-23 15:32:00 | 只看該作者
Requirements. M: x/ O; v- ]( H2 E3 H
Minimum 10 years direct DC-DC IC design experience, with MSEE or above degree
8 r. r% c" K4 _6 `) l, fAt least 5 years leadership experience in leading a mid-sized team6 p1 C6 E6 k0 d/ W
Strong knowledge in analog CMOS and Bipolar IC design
6 J' @4 k; R7 t/ w1 IWorking direct experience with switching power supplies, DC-DC converters, Battery charger, and their various topologies& ~/ |9 |/ U7 O+ f0 z1 Z0 }) e
Theoretical understanding of the power electronics, switching power supply topologies
" K5 O, V- u* `& BPrior experience with power management related IC design a strong plus
: f+ _) k; P+ w1 N: T- FKnowledge in analog IC layout4 V5 |& o4 I9 M& r# c/ }9 F
Matlab/Simulink/VerilogA or other behavioral simulation expertise a plus  r8 u) M  @2 A; ^# U! q
Result driven and can effectively dealing with ambiguity* E1 Y' @, ^5 q/ }  O" Q$ ?
Excellent written/oral communication and presentation skills.
5 m. o( t/ t5 W  o) D: A1 y& XUnderstanding others, picks up the sense of the group in terms of positions, intentions, and needs, what they value and how to motivate the group.
76#
發表於 2013-5-23 15:31:56 | 只看該作者
Senior Design Manager( A: P; W" n& B4 o
公      司:NO.163-A famous IC company+ G- n( u" X. o7 C
工作地点:上海
7 D! v6 Z5 X$ C) i
3 u: F" W3 m9 l. H! EDuties) _; r( A3 C. d1 y
Analog IC circuit design, simulation and verification  ~5 o3 Y0 T+ ?, E1 c
Design analog products and blocks such as high current, high voltage DC-DC etc.. `  O% _3 D! k2 W5 |
Design of the switching power IC, Charger, Load switch etc.  g; x4 T. S9 Y  ?
Evaluation, simulation and analysis of power architectures and circuit topologies) r) L6 C2 h, Y: u7 r$ m
Mixed-signal circuit design, verification
. R5 g/ Q6 P* gIC layout including floor planning, DRC, LVS, and LPE
( @0 T1 C: X$ T) kWork with application and testing engineers to define optimal characterization and testing solution
1 w; ]! s7 _0 e2 }& Q( \: e" X6 f/ bWork with product definers and product engineers in full product development flow! m( V) u& @* x+ Q; z  _* i
Work with product line to coordinate/lead projects, accurately scopes out length and difficulty of tasks and projects. Establishing clear directions and set stretching objectives
# n- Q% P7 |/ Y* f( {( \0 ^: ?Building and creates strong morale and spirit in his/her team.
75#
發表於 2013-5-15 15:36:41 | 只看該作者
职位要求: y. \5 ?' ]- S" p
Requirements
) o2 G$ x. x( GMinimum 10 years direct DC-DC IC design experience, with MSEE or above degree  H1 f6 Q- \$ I! G9 B& l
At least 5 years leadership experience in leading a mid-sized team+ j1 \) b+ ^' @1 @7 }2 ]$ ^6 s9 R
Strong knowledge in analog CMOS and Bipolar IC design, r/ v3 v# Y, d$ c5 Q6 D8 F
Working direct experience with switching power supplies, DC-DC converters, Battery charger, and their various topologies6 k- Q7 d: V5 o: E( g! v9 M! ~
Theoretical understanding of the power electronics, switching power supply topologies* N2 F6 n7 G$ @. A
Prior experience with power management related IC design a strong plus
- ~* q, N8 ^! N; r% E& yKnowledge in analog IC layout
! ]; \& c6 a# N( q  L+ oMatlab/Simulink/VerilogA or other behavioral simulation expertise a plus( {5 D; R  g4 v
Result driven and can effectively dealing with ambiguity2 ]# R+ N1 p/ v, a+ C2 i
Excellent written/oral communication and presentation skills. 7 B0 g! @3 {, {# @+ b
Understanding others, picks up the sense of the group in terms of positions, intentions, and needs, what they value and how to motivate the group.
74#
發表於 2013-5-15 15:36:36 | 只看該作者
Senior Design Manager
1 y6 \8 C9 t! I* w/ z客户 A famous IC company
7 g, D. s4 Z% t' C' o$ t地点 Shanghai
6 r3 }. m5 q. i" }# P% I/ f8 o( ^8 J
职位描述
' Q$ ^# h' M1 j: X. ~Duties
0 Z( b$ m3 K, b% q. IAnalog IC circuit design, simulation and verification
  V% A. E0 Q- M7 m$ w5 ?3 W4 MDesign analog products and blocks such as high current, high voltage DC-DC etc.
& V9 p2 ?' v3 O. }0 FDesign of the switching power IC, Charger, Load switch etc.
5 }& W/ E9 D: ?7 z) J5 @5 [Evaluation, simulation and analysis of power architectures and circuit topologies
# J7 k. P2 }! z6 \( E! sMixed-signal circuit design, verification
4 g; L$ W: X9 Z$ i6 iIC layout including floor planning, DRC, LVS, and LPE
- e6 [% E5 }& s5 b2 E+ X; \Work with application and testing engineers to define optimal characterization and testing solution
: m8 V* X: Y( i1 EWork with product definers and product engineers in full product development flow) S, v- s' p4 L8 }
Work with product line to coordinate/lead projects, accurately scopes out length and difficulty of tasks and projects. Establishing clear directions and set stretching objectives
0 J( L. R6 s" c, T! x# BBuilding and creates strong morale and spirit in his/her team.
73#
發表於 2012-6-22 14:26:08 | 只看該作者
聘公司:A famous IC company
5 w3 h1 _6 \) A& D! A招聘岗位:Sr. WLCSP development engineer
  ]4 _* v8 Y1 @工作地点:Shanghai
4 A; N0 d6 R7 A" w# ]# h' s2 \/ `& F; h4 Y3 ?
岗位描述:# N, ?3 ?/ F, v. A  f% h
1) Act as WLCSP RD project leader for all the WLCSP related activities. 2) Integrated with Process / Product Engineering, Production, QRA, Final Test and Maintenance teams in the WLCSP assembly problem solving. 3) Developed new WLCSP packages from feasibility, design, process development, qualification to mass production. 4) Design the new WLCSP package for new application or performance improvement. 5) Improve the WLCSP assembly processes for cost effectiveness " a7 M5 k- t! q3 G, J' e

0 O3 s3 [/ l* N3 x2 B* c4 _; e0 m职位要求:, F: y& C# S) c6 m# Z$ i5 J; I
(1) Bachelor, Master degree or PH.D. in Mechanical/ EE/ Automation/ Material Science, etc; (2) 10+Yr working experience of semiconductor WLCSP design/development or package R&D related field; (3) Experience with WLCSP NPI project as plus; (4) Good knowledge on mechanical design/simulation(Ansys or other software), material analysis, package assembly process, package qualification method, project management; (5) Ability to achieve results in a fast moving, dynamic environment. (6) Good team work, willing to learn, and logical thinking; (7) Good English communication (written and verbal) and interpersonal skills.
72#
發表於 2012-6-15 11:26:34 | 只看該作者
招聘公司:A famous European IC company5 s+ o2 E3 }# u2 P- p9 r+ X5 E. ~$ W
招聘岗位:Sr. IC design engineer
4 O7 N& k4 S# x" l工作地点:Shanghai
& I7 K7 M! b8 w" Q2 s- Q3 c) l& v( J! E& Q
岗位描述:
- h" z4 }+ l0 A# l. iRoles and Responsibilities - feasibility studies of circuits and systems (incl. HW design) - support product proposal and definition - analog IP and subsystem design and verification - top-/systemlevel verification - IC evaluation/debugging - test proposal and support transfer to production - plan and track project activities - coach junior engineers and interns
  `1 C, a2 [& e: F" }& L) s3 G. k: N' L! u9 |+ H  [5 v
职位要求:& S8 @) w# C7 g
Qualification Requirement (e.g. Education, Working Experience, Knowledge, Skills, Language, Competence, etc) - master degree in microelectronic circuits or systems - > 5ys experience in Smart Power Design - good understanding of ASIC analog and mixed signal flow (Cadence based) incl. toplevel integration/verification - strong background in smart power s/c technologies - experience in DC/DC converter and DC motor driver/control design - hands-on experience in silicon evaluation and debugging - very good communication skills, team work and high degree of flexibility - foreign languages: English, German (not a must)
71#
發表於 2012-6-4 14:06:04 | 只看該作者
招聘公司:A famous IC company
7 s; V) B: @& C9 p1 w招聘岗位:资深模拟设计工程师2 A* U" q4 G* ]" f! K
工作地点:上海,成都,南通6 x- K% N3 m! s% \3 ?& N
+ S# f' }8 P$ Y
岗位描述:
" L& e8 g* t( h/ q# [5 T8 r1. 电源产品(只要是DCDC以及PMU产品的设计,特别是大电流DCDC产品的设计)。 2. 与销售和FAE人员一起制定产品的指标。 3. 与Foundry一起沟通选择最佳工艺 4. 指导版图工程师的布图 5. 与实验室测试工程师(AE)和量产(ATE)工程师一起制定测试方案。
: ?9 z5 w2 e* F- r* T6 S" B7 c7 W! y( W& p/ S; j
职位要求:4 U5 H) d" W! l- O) ^
1. 本科毕业,硕士和博士毕业优先考虑 2. 5-8年以上电源管理产品的独立的设计经验,具有PMU产品的设计经验优先考虑 3. 熟悉低压CMOS,BiCMOS,以及高压LDMOS等器件的物理结构和工艺制程 4. 熟练使用英文与其他国家和区域的帝奥团队沟通。
70#
發表於 2012-5-17 14:31:27 | 只看該作者
招聘公司:A famous IC company
6 @% w! v' ]7 U! s4 R" o, r招聘岗位:Regional FAE Director
& o+ b3 V7 m& p. a; n工作地点:Shanghai, h7 T! F! V- [: ]: F) g

+ b4 c; V! ]5 C岗位描述:0 [# _3 l, e% h: k4 D3 o6 N5 O
· Manage field application engineering team and global power resource center (GPRC) in China. · Develop technical support team both in technology capability and skills to support business. · Lead technical support team to provide best technical support to key customers, to increase xx penetration in China. · Coordinate communication between sales, product line department, marketing and technical support, to develop and execute China strategy. · Coordinate communication between technical support team, marketing and product line department in new products and new solution development. · Identify technical trends as well as current and future customer system requirements · Coach technical support team to maintain moral and passion and team’s stability.7 a2 x2 s4 @, d( A/ y- O

7 t7 S' N( F! k职位要求:
9 q, L9 e4 Y: J# a9 k% S/ i· 10+ years experience in technical support or R&D. Experience and knowledge in power supply is a must. · At least 5 years experience in leading technical support team across region. · Good communication in diversified team members, be confident to gain others’ respect and trust. · Strategic thinking, good in business sense, be able to develop technical strategy. · Good in motivating team members to achieve goals, especially under pressure.
69#
發表於 2012-5-17 14:30:45 | 只看該作者
招聘公司:a top 15 semiconductor company+ E  r0 S0 q5 w- ~% ^
招聘岗位:PLC AE& f: c5 p* k" n5 O1 T. `& R. y3 _
工作地点:Shanghai0 \7 I! a( |( r: f

9 ?( ^! ]/ G7 ^岗位描述:
( J5 \! h2 V5 \6 m7 j5 }( r; }! a# no Conduct field trials (Coordinate Installation, Debug installs, monitoring of systems performance, analysis of results) o Guide development team in various customers focused areas – Available SWR/HWR tools, product features, ease of use o Technical Support customers with design in of OFDM PLC ICs, Production ramp up of modules, system integration of XX’s PLC solution into other equipment o Writing of Technical Documentation and customer/partner trainings o Initial design/localization of PCB modules 4 d+ O5 d3 _% q- h) U9 z

9 M" I3 \3 W) {1 Y' G7 l/ A/ T职位要求:
. w6 a9 g4 H0 m* f  V- Be self-motivated with a strong desire to learn new things and work in a developing technology area. - Able to communicate effectively in English - Good communication skill and team work ability - Have excellent troubleshooting skills including hands-on experience conducting experiments with lab equipment. - 5+ experience and good understanding on developing Hardware and Firmware for embedded system solutions (in C) - A bachelor's degree in Electrical Engineering (BSEE) or equivalent. - Experience designing mixed signal circuits for OFDM PLC communication systems and protocols is a plus - Be able to travel often in China
68#
發表於 2012-4-12 10:15:37 | 只看該作者
职位要求
" p6 W& Q! A7 _& @% ^  N Items Necessary Qualification Expectation Qualification. ^/ w; u6 P+ R) h+ `
Education Bachelor degree or above in  engineering.! F9 n3 T9 ~- l2 l, z8 `
Experience2 w: e2 A+ B0 \& V. H# F
Min 3 years experience in wafer fab. Fab process or quality engineer  preferred.2 r* p9 ]) Q, W3 G; |' @
Skill# H+ W( L% J/ ?. k* {' m
Experienced in 8D & problem solving  and SPC
5 w% t% M& P, L3 y' B9 ~ Familiar with Wafer level FA
5 B2 |8 M2 U# I4 y- o Qualified ISO 9001 or TS 16949 auditor
: I2 W$ H* @1 Q7 X/ [ Competency% q7 d0 m/ ]( m( f" N3 @7 q
Good written and spoken English.
5 I1 g" t3 Q' x Semiconductor manufacturing  experience5 x) |& x/ w3 i
Be able to work and communicate well  with all levels of external manufacturing  suppliers.4 ^0 b  m6 K6 t% R9 l
8” fab experience preferred
% L) V- f# O8 E7 j9 ^" D4 O6 L Power device (discrete & IC)  experience preferred 6 N* a2 t3 w" T! n& A, a2 A3 {. i* K
Personality
/ l& f; v& V0 [0 y9 P Good Initiative,
  @0 z0 ?- W" R Good executive,
3 ?: T' B' K- p Good teamwork.+ _+ d) a- W9 J1 o& @- `; c
Activity scope/ w7 u; f- g. j- l
Environment+ |* m/ |8 [) S6 w" u( o  T; R
Location(work place): Shanghai/ G  [# c* j+ m4 ^& Z" Q
Work time( part time/full time): Full Time
67#
發表於 2012-4-12 10:15:27 | 只看該作者

Senior F/E SQE

客户 A famous IC company
) @' G, D$ |2 P# _5 x6 i; ~地点 Shanghai. X4 Y  c: p9 s0 s* A! C

% p# ~, b% C! B" ^, |8 z6 h& l+ k职位描述
' V+ Z% C" ]3 E& a9 r( e# ?1. Quality interface between XX and wafer foundry & EPI vendor.
; e  F/ o  c) t9 B 2. Coordinate monthly business review meeting and hold regular quality review meeting with wafer foundry.
$ t! M' `; ^3 X 3. Work with engineering groups and wafer foundry to solve wafer quality issue.  q6 n/ l! k, y2 t1 [  B
4. Dispose wafer related nonconforming material.2 P% F% v" p0 J2 g
5. Handle failure analysis for quality issues with foundry and handle wafer RMA.
9 Q' @- n% _4 j, j; B7 S2 x 6. Establish and maintain quality metrics to evaluate foundry quality performance., D7 R+ U+ X1 X! A  n% G8 p- m2 g) O8 e. D
7. Review foundry 8D/CAR and verify corrective action implementation and effectiveness.! l  U7 c* Z$ V: O
8. Lead wafer foundry audit.: `, [# E) h7 x% ~" t7 p
9. Work with internal integration team to manage foundry change control and follow up XX ECN implementation.
66#
發表於 2012-4-9 14:27:07 | 只看該作者

Application Engineer - High Power Semiconductors (IGBT)[

职位描述
. n+ g5 Z9 B& X, P1. Application engineer on high power semiconductor devices (e.g. IGBT modules & discretes) for industrial & consumer applications.
$ V/ v4 w7 o5 Q. s9 F2. Technical support on power semiconductor product promotion, application & training for regional customers and distributors.
7 `3 T0 @. b: w( J5 R! C. I5 } 3. Co-work with marketing & sales colleagues on project understanding & tracking.- o, V4 J0 \* N: n5 v: f3 x, T
4. Domestic & occasional overseas travel required.9 I1 Z- A8 b" h# Z* }
, a& }7 r  q7 q% F1 n- A8 z
职位要求
2 }3 l& z7 m7 h0 Q/ C: r$ a6 f - Good educational background with Master (preferred) or Bachelor’s degree on Electrical/Electronic Engineering (majored in Power Electronics)
. s- I$ e5 e7 A; n6 a, ?0 g" u - Good professional background with at least 5 years of working experience/ X; S; i$ f( n. U. Q. f
- Hardware & PCB design experience on inverters/converter power stage for AC drives, UPS and other power conversion equipment.* @' ^7 z$ Z, {; N5 o
- Familiar with PCB CAD software tools (e.g. PROTEL, OrCAD, EAGLE) and skilled in making schematic diagram and PCB layout4 Z/ g$ O! Q( @2 @! a' e# r- t* b% ^
- Knowledge & experience with IGBT switching, gate driving, protection, cooling, power layout and system issue like EMC treatment. 2 }5 V1 I! J6 Q% ^9 j* c
- Knowledge on power electronic circuits and applications like AC drives, UPS, welding, induction heating, wind/solar power generation, etc. ( m$ n0 P" h# O! D) s5 Q$ ?
- Good language skills in Chinese and fluent in spoken & written English % n( Y. G4 l0 I  w7 {# ?% B& Y& T
- Strong analytical skills and self-learning/quick learning ability ) z3 S/ e1 V, Q. Q3 ]' R+ Q2 s' S
- Good interpersonal skill and good team player ; z2 m6 l% U' T* X7 F
- Highly initiative, self-motivated and result-oriented9 ]& a& z. M3 W- x) P; C9 Z
- Willing to be dedicated in technical job and taking it as long-term career
65#
發表於 2012-3-26 15:26:21 | 只看該作者
招聘公司:A famous IC company
+ _; l5 {- s9 ?  M8 R招聘岗位:Senior / Design Engineer ( Memory)* _8 L6 J* `$ }
工作地点:Shanghai
/ H: r0 Q' i$ x( W- `# S0 f: T1 U! P5 N- Y
岗位描述:; L# }0 @) v# z2 r. I. C& u( w
-Responsible for analog and logic block design in the memory products. -Responsible for the developments of non-volatile memory products and flash macros. 7 ]% b0 R" q: X) m2 o
$ D- @9 n& y" g" v9 j
职位要求:6 V/ _* h4 s" W! u$ \
Key Competency Requirements: -Technical knowledge in IC design methodology. -Knowledge of non-volatile memory, analog design, noise analysis, low power/leakage, high-speed memory design a definite advantage. -Tools used may include HSPICE/HSIM, Cadence Design Entry, IC layout tools, or other equivalent tools. Education and Experience Required: -Education Required: MS. EE or Ph.D. EE required; -Experience Required: 3+ years memory or analog design experience; -Advantageous with experiences or exposures to the following: as project or team leader, test, package/assembly design and digital/layout design.
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-5-18 05:57 AM , Processed in 0.128016 second(s), 15 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表