Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
樓主: tk02376
打印 上一主題 下一主題

[好康相報] There's a career in Analog/Mixed-Signal? Where's A/MS Talent in Taiwan?

  [複製鏈接]
61#
發表於 2012-6-4 14:06:04 | 顯示全部樓層
招聘公司:A famous IC company$ [5 T; W/ t3 H9 x  `
招聘岗位:资深模拟设计工程师
% _0 E- w- z, p9 y4 ?7 j! O工作地点:上海,成都,南通6 B% B* E: {/ }: ?: L
' `, D" L% h8 \- Z4 U- Q
岗位描述:9 M! f4 ~! C: p& I
1. 电源产品(只要是DCDC以及PMU产品的设计,特别是大电流DCDC产品的设计)。 2. 与销售和FAE人员一起制定产品的指标。 3. 与Foundry一起沟通选择最佳工艺 4. 指导版图工程师的布图 5. 与实验室测试工程师(AE)和量产(ATE)工程师一起制定测试方案。
- s" H; W7 A) }: P7 }" s+ T1 W' [  y" u% G1 H' m+ |8 S
职位要求:- z* Y; \4 b% P2 |9 U) Q: C! `
1. 本科毕业,硕士和博士毕业优先考虑 2. 5-8年以上电源管理产品的独立的设计经验,具有PMU产品的设计经验优先考虑 3. 熟悉低压CMOS,BiCMOS,以及高压LDMOS等器件的物理结构和工艺制程 4. 熟练使用英文与其他国家和区域的帝奥团队沟通。
62#
發表於 2012-6-15 11:26:34 | 顯示全部樓層
招聘公司:A famous European IC company
5 V$ a4 J# H+ |  @' b* K' g招聘岗位:Sr. IC design engineer
( H' j" ?- e4 e; s; f; ?工作地点:Shanghai
2 Z# Y- y# y9 J. `9 i
6 Q) O' h$ A5 b  F2 v7 M岗位描述:
8 B8 A5 m7 C5 ~1 ~; f& TRoles and Responsibilities - feasibility studies of circuits and systems (incl. HW design) - support product proposal and definition - analog IP and subsystem design and verification - top-/systemlevel verification - IC evaluation/debugging - test proposal and support transfer to production - plan and track project activities - coach junior engineers and interns
3 \- s$ p3 C4 _& v1 E; }( B' C8 F3 t  L8 o
职位要求:
6 O9 Q$ l/ h0 O' x" Y7 W% VQualification Requirement (e.g. Education, Working Experience, Knowledge, Skills, Language, Competence, etc) - master degree in microelectronic circuits or systems - > 5ys experience in Smart Power Design - good understanding of ASIC analog and mixed signal flow (Cadence based) incl. toplevel integration/verification - strong background in smart power s/c technologies - experience in DC/DC converter and DC motor driver/control design - hands-on experience in silicon evaluation and debugging - very good communication skills, team work and high degree of flexibility - foreign languages: English, German (not a must)
63#
發表於 2012-6-22 14:26:08 | 顯示全部樓層
聘公司:A famous IC company% ]3 j9 C, u4 l0 J9 B! \
招聘岗位:Sr. WLCSP development engineer
# ~: z/ M/ A: k) p* a2 C" l工作地点:Shanghai9 Z! \$ L/ q+ T( a

. H5 W* d3 v$ u, X6 B7 a0 R. m岗位描述:
$ y# {" F, a  ^% {4 N1) Act as WLCSP RD project leader for all the WLCSP related activities. 2) Integrated with Process / Product Engineering, Production, QRA, Final Test and Maintenance teams in the WLCSP assembly problem solving. 3) Developed new WLCSP packages from feasibility, design, process development, qualification to mass production. 4) Design the new WLCSP package for new application or performance improvement. 5) Improve the WLCSP assembly processes for cost effectiveness : A% @! V' C% X: z: Q
6 |. H2 v" y& O  p3 @! N9 v
职位要求:8 f( s0 B7 \% ?
(1) Bachelor, Master degree or PH.D. in Mechanical/ EE/ Automation/ Material Science, etc; (2) 10+Yr working experience of semiconductor WLCSP design/development or package R&D related field; (3) Experience with WLCSP NPI project as plus; (4) Good knowledge on mechanical design/simulation(Ansys or other software), material analysis, package assembly process, package qualification method, project management; (5) Ability to achieve results in a fast moving, dynamic environment. (6) Good team work, willing to learn, and logical thinking; (7) Good English communication (written and verbal) and interpersonal skills.
64#
發表於 2013-5-15 15:36:36 | 顯示全部樓層
Senior Design Manager
, ?6 w& M1 G# i0 d' u9 i) i+ {客户 A famous IC company6 l1 h: Y# k  ]; ]0 E+ \
地点 Shanghai4 E9 @9 p, Z; Y8 r- J6 l; G% q  M1 G

: Y( c- f( U. K/ M  J( o! n职位描述* [( T# D& k: q- w; I1 B1 b
Duties
5 |! }- S6 a( m' y: D- hAnalog IC circuit design, simulation and verification6 k- D: f1 n. }6 L
Design analog products and blocks such as high current, high voltage DC-DC etc.
5 a1 ~5 U. `% X; jDesign of the switching power IC, Charger, Load switch etc.. M4 p( I. s6 k5 f4 c' E* x9 e
Evaluation, simulation and analysis of power architectures and circuit topologies+ X5 T# H. f. c3 E
Mixed-signal circuit design, verification
2 [: r( E, b" H; y8 ~IC layout including floor planning, DRC, LVS, and LPE
4 x9 O8 G# [6 u/ `) `Work with application and testing engineers to define optimal characterization and testing solution- |0 z0 \2 t, ?; O
Work with product definers and product engineers in full product development flow$ {4 r. n8 I  R/ V" G
Work with product line to coordinate/lead projects, accurately scopes out length and difficulty of tasks and projects. Establishing clear directions and set stretching objectives
) ~' M7 x' ^, b* F1 U& LBuilding and creates strong morale and spirit in his/her team.
65#
發表於 2013-5-15 15:36:41 | 顯示全部樓層
职位要求
- L0 [  H4 M  d0 ]( E# K! M$ j: B% sRequirements
& |+ h& M4 _8 O% ?/ cMinimum 10 years direct DC-DC IC design experience, with MSEE or above degree
5 _' U6 ]9 m9 o. P% TAt least 5 years leadership experience in leading a mid-sized team
& y& A! r# A5 Q& N4 BStrong knowledge in analog CMOS and Bipolar IC design! ]- X+ f+ U4 Y
Working direct experience with switching power supplies, DC-DC converters, Battery charger, and their various topologies7 [, [3 {$ E8 l3 i
Theoretical understanding of the power electronics, switching power supply topologies
8 F$ Y2 M1 g$ N/ ^' TPrior experience with power management related IC design a strong plus
( P8 {0 u1 y- @- h; TKnowledge in analog IC layout
% U" B% j  ?2 X, o; NMatlab/Simulink/VerilogA or other behavioral simulation expertise a plus
8 G- K  O# u" F/ i$ QResult driven and can effectively dealing with ambiguity% M; Z8 a( X4 [2 ^2 y% z1 N% c# z/ ~
Excellent written/oral communication and presentation skills. ' y! i& a; b3 t0 Z
Understanding others, picks up the sense of the group in terms of positions, intentions, and needs, what they value and how to motivate the group.
66#
發表於 2013-5-23 15:31:56 | 顯示全部樓層
Senior Design Manager# n9 C& V, d3 D) Q9 |# _7 t0 B3 b
公      司:NO.163-A famous IC company$ V) W/ f: R$ n8 {3 H* w
工作地点:上海
1 Y# l; @0 D1 V2 \0 e/ @) x% M5 z  W" V
Duties5 H; {! }2 ~0 X' D* ~( A  z# B* U4 [
Analog IC circuit design, simulation and verification
! L, ?* {' {/ U; y4 Q5 q3 oDesign analog products and blocks such as high current, high voltage DC-DC etc.: i; h8 E, d" u: [
Design of the switching power IC, Charger, Load switch etc.
" U4 z! S" K; \/ E. `* k: u* REvaluation, simulation and analysis of power architectures and circuit topologies
9 H# j7 t6 A' wMixed-signal circuit design, verification
6 _9 \$ Q- M7 m1 X" d9 jIC layout including floor planning, DRC, LVS, and LPE4 S& M& k2 F. w2 L& J
Work with application and testing engineers to define optimal characterization and testing solution$ i) K  A1 i- |8 {. E' S$ C4 M
Work with product definers and product engineers in full product development flow2 Y' N$ |& E) ^' t
Work with product line to coordinate/lead projects, accurately scopes out length and difficulty of tasks and projects. Establishing clear directions and set stretching objectives
- z% H( w, }# k3 ?8 DBuilding and creates strong morale and spirit in his/her team.
67#
發表於 2013-5-23 15:32:00 | 顯示全部樓層
Requirements
. ]# o% }+ b6 o; BMinimum 10 years direct DC-DC IC design experience, with MSEE or above degree9 G* p. y# v/ E0 g  e) j1 P9 |
At least 5 years leadership experience in leading a mid-sized team
% R( U2 a$ W8 B, {- ?2 [  `9 N' XStrong knowledge in analog CMOS and Bipolar IC design
+ m6 l# Z, h4 p% D4 b' UWorking direct experience with switching power supplies, DC-DC converters, Battery charger, and their various topologies9 d- D5 {) D# l" L
Theoretical understanding of the power electronics, switching power supply topologies
1 O" m; N  Q* T) xPrior experience with power management related IC design a strong plus
" Y! N4 L! K7 TKnowledge in analog IC layout2 b( G# X% z1 e- D. [: K
Matlab/Simulink/VerilogA or other behavioral simulation expertise a plus
! I) V- h0 R0 Z/ ~% ^0 B. W1 HResult driven and can effectively dealing with ambiguity
1 F& z" f/ |! F, p2 Y7 kExcellent written/oral communication and presentation skills.
' n6 K$ j, G! m! g$ g; XUnderstanding others, picks up the sense of the group in terms of positions, intentions, and needs, what they value and how to motivate the group.
68#
發表於 2013-6-7 17:38:08 | 顯示全部樓層
国网资深方案工程师(软件)
* S6 B+ d9 c+ ^+ V# L1 j  j6 ?/ l+ _7 z$ f8 }( [! I5 R; ]
公      司:NO.116-A famous IC company" u6 Y9 z8 z) V( V
工作地点:上海
6 t5 B# Z/ Z. k/ G5 F: k9 W' Z4 }, z
工作内容:
2 @3 j7 c+ x( k1 i# b1、负责xx电能芯片的整体方案设计。 & q* p3 S; B5 @! y3 B- T
: Q1 k* J# C, ~1 R& T! ]
岗位要求:
. s( c7 R% @/ ^; A% E1,   本科及以上电子或自动化相关专业;
: f, b- r7 Q) ~: g) C. g+ p2,   有3~5年以上国家电网电表软件研发经验; , i7 A- o3 r& x' f4 t& N
3,   做过完整国网单相方案,且实现量产;
. v, I1 D2 y$ k4,   深入理解国网单相电能表的各项标准,645通讯协议; " `4 ?# y2 k# V  C
5,   深入了解单相国网软件架构、软件测试流程、及送检流程; 9 u; e7 c5 |5 e7 F& w5 O
6,   对国网单相表的硬件有一定了解; 5 i- S( x* ?9 o# T+ C
7,   有良好的沟通和协调能力,善于团队合作。
69#
發表於 2013-7-5 10:09:57 | 顯示全部樓層
Senior Physical Design Engineer: D+ \2 k+ L, W+ m/ z* J/ N& d
公      司:A famous IC company( S+ }9 b4 H/ d8 l
工作地点:南京
: n: f: A) ^3 W: u$ {! y
8 s) X* [% f7 e* o2 q2 }5 F, H2 DKey Responsibilities    `& n5 ]1 b# i! r  l3 Y* b2 `& k
Depending on experience, key responsibilities will involve some of the following:  9 W/ H, |& M+ S; K& ^4 S2 F
IC implementation from netlist to gdsii, with synthesis, floorplanning, place and route, timing closure, and physical verification. ( ~% J  o9 k/ E/ W, b- R5 R" x
As a key member of physical design team, your will work on one of most advanced and the most complex chip designed. / r+ v8 }3 |( m2 p1 Z7 ^" ?3 W
Leading a team of physical design engineers and resolving the technical related issues.  
1 I7 ~2 F) O& X0 D  p/ }7 _5 f' ^Crosstalk analysis, power analysis, and static timing analysis.    I- O) s6 e# \- d* `* O
Write scripts in Tcl to improve productivity.  
9 R) Y2 X+ ?- D! W2 C# q% z) e* u( p: Z  q  K
Experience: 5+ years in physical implementation engineering  
% G1 v; n9 e) p; F9 q4 u2 Z5 X# P  
) r4 o" m# `/ u) R) i$ @1 N7 @# HEssential skills  
# p) y3 p' {1 ^( o0 xMS in EE required.&#8226roven track records of working independently on place-and-route project running and DRC/LVS/ERC/Antenna debugging skills  / q) s& I: K/ K2 F6 P# \
Experience with Magma or Synopsys place-and-route tool set and physical design project implementation.  2 P9 L6 J0 E) x$ x6 V2 b
Good programming skill. Capable of writing Tcl or Perl.  
% P7 v  d7 j8 W' d/ hFamiliar with synthesis, static timing analysis.  
+ y2 N9 A/ B2 G4 X" y& C' DSelf-motivated team worker, good verbal and written communication skills in English.  
4 K0 s; a4 V- P; j; S9 ETechnical and team leadership proffered. Previous management experience highly desired.  , x$ D- x: C& p( k# r; K2 K
Experience with synthesis, DFT, and verification is preferred.
70#
發表於 2013-7-23 14:28:09 | 顯示全部樓層
Senior NPI Engineer (SSD Product)9 \: |6 K9 m6 n1 p3 g/ I3 o" w8 h

* V7 l# s& x( Q$ h1 i公      司:A famous flash memory company! ?; M9 J0 M  q0 U# B- Y
工作地点:上海/ [, Y! X6 T: {3 y
; i% F; \- S. J. X
Responsibilities:   
) t# q; X/ n+ K8 H2 h) K2 w& ] Work with the global engineering teams and subcontractor engineering team to define performance matrix for *** SSD project and program in Shanghai  
5 \2 |0 p# D$ r4 `8 u$ d. H Develop and implement NPI holistic strategy and process for a scalable new product development and implementation process for SSD program    ]9 M6 @; A4 N, D
Manage new product capacity planning and scheduling (with IE/ MFG team). Ensure product ramp-up and on-time delivery.   
+ l) Q- [# \9 c0 ~ Develop and implement product end of life processes.   / S- S1 ^8 h" B2 ?
Work with R&D, MFG, Engineering team to develop and standardize process for new SSD product/ e5 o/ s% H, N+ d0 g: c# X: V

# F  H4 ~+ s2 ]2 [$ [+ P: f$ XRequirements:   2 @+ y; w8 N: j+ w' R2 \, M
BS or MS Degree or above in Engineering or technical discipline   $ N0 `7 U8 V5 ~% v! X- D8 n
More than 5 years solid experience on new project management of storage /consuming electronics products.  
9 h9 T+ D  ?6 ?  l! o& g' O Excellent English verbal and written communication skills, native English speaker preferred.   - W5 R* u! _& F: |- O( Z  @6 w
Must have good interpersonal, strong ability to work in a team environment.   1 Z. U# c* y2 w- d$ D9 A% e
Worked in International environment and can coordinate within different groups (cross functional team)   
1 y0 E; \" x5 g8 B Self-driven
71#
發表於 2014-7-28 10:49:18 | 顯示全部樓層
研发总监8 C4 C, ]: \1 t
5 R' L: U! O6 @/ j; ]' ^( C" b# ^; F
公      司:A famous IC Design Companies in China( u+ b( e: s. O+ u; ~1 u$ O- o  Q
工作地点:上海
, m6 Z6 r# x4 H7 C8 |5 Y- S6 I  M3 b! M. M. R! Z. K: a
主要职责:
$ l3 U1 E! f" P6 d1.       根据公司战略规划,组建并管理公司研发团队,完善部门制度和流程; 2 ~0 G2 x% S1 s+ s$ |$ L
2.       参与公司新产品的规划、设计和开发,主导新产品量产前试产,审核、评估及整合试产结果并提出改良意见;
$ \7 R, e  i3 C# C! Y5 j3.       规划、指导和管控所有的研发活动,包含整机集成、软件和硬件研发等;
6 S- t! p9 C! u# T# N( O4.       掌握手机行业的技术动态和发展方向,与上游厂商及互联网平台保持密切联系; " N+ q, i- b; d, V$ |) Z
5.       指导并监控产品规格设置、原材料采购、供应商开发和文控文件支持; 5 n; X! h# r+ ]/ D1 v9 [
6.       部门人员的日常管理、培训和考核工作;5 P/ {5 l, q. p, Q
8 m& ?( D6 A4 \9 G6 S
教育背景: 0 ~* L" K. m6 D! P3 O# [
电子、通讯或计算机专业全日制本科及以上学历。
+ V- {4 d" e0 C# w/ |
+ a4 y! m) ~+ g# W' b2 P% T$ D工作经验:
+ U8 L7 r( s) c2 {5 g1.       10年以上研发岗位经验,5年以上知名手机研发团队(20人以上)的管理经验,3年以上高通平台开发经验,3年以上Android 智能手机开发经验;
3 b: z# `% P( {7 I: x# t9 I# l2.       具有较强的市场意识,对市场变化及市场趋势敏感并能提出创造性建议;
# \' P5 d8 M4 B$ d3.       具有丰富的团队管理经验,良好的管理能力及解决问题的能力; 2 w) p! O- O. p: ?; V) I
4.       有进取心和强烈的责任心,能带领团队进行技术攻关;
72#
發表於 2014-7-28 10:50:10 | 顯示全部樓層
高级硬件经理1 o1 ~) l( v  a& o% V" V

  [3 Z5 b/ {1 ^2 H: \9 B$ A6 J公      司:A famous IC Design Companies in China  g  B$ f# O/ R. X! U
工作地点:上海
# w8 j# K- q5 m2 M8 B; P  O! ^8 w) n. H% B8 S. l% ~  d8 I
岗位职责:
: t  c5 c4 e* [: e8 [6 p1.       负责硬件部团队架构设计、人力规划、人员招聘;
2 V1 F5 M2 J+ j, U2.       把握硬件平台技术发展,研究新技术,牵头疑难问题的攻克;
$ L+ m7 t" O/ M" _( G4 y- i3.       参与规划元器件认证流程、标准,形成企业标准元器件库; + [% I# B+ Q8 Z  B9 E
4.       掌握手机行业的硬件技术动态和发展方向; * V0 g2 j: |0 H9 {# T1 @! @- Z+ h) `& P
5.       负责硬件部相关流程、工作规范的建立和执行;
4 R6 R( N, s/ L8 k  i1 Q3 t6.       负责硬件部日常管理、培训及考核工作;5 g5 B% Z' t8 G, ]* N" ?: e

, u; ]$ t# S# j4 w/ K  ?教育背景: 1 R9 |6 \0 a. N9 B
电子、通讯或计算机专业全日制本科及以上学历。
9 r; [) Z$ A) \2 \7 }- f. o/ u( h  Y5 m5 ]0 {0 V2 O
工作经验: " y: U. x+ H8 @1 \& p! M
1.       10年以上研发岗位经验,5年以上知名手机研发团队(20人以上)的管理经验,3年以上高通平台开发经验,3年以上Android 智能手机开发经验; ! z: }# k. G  g# z* b8 Z( j
2.       具有丰富的团队管理经验,良好的管理能力及解决问题的能力; 0 J% y! G5 r" h
3.       有进取心和强烈的责任心,能带领团队进行技术攻关;
& P: P* \4 x- B% I8 E+ y- i4 V" M4 h) W& L: P
专业知识: / R6 O# Q/ n! ^" k
1.       具有系统的无线通信专业知识,熟悉并掌握手机硬件系统的开发设计;
. T+ C8 q" P# n# w/ p0 r) A2.       有天线/RF上有丰富的经验优先;
73#
發表於 2014-7-28 10:50:41 | 顯示全部樓層
BSP FAE
% [+ b0 C% o* u4 L
. ~8 N' G! e2 e. b/ i, z公      司:A famous IC company; J5 Z9 K: I! ]6 c, n8 W
工作地点:上海6 B/ H2 _3 @( |

5 O5 R) T5 q5 O3 e% p% q9 _External Description  
! M% |# X# y9 ]: P Work closely with customers on Android smart-phone projects with perspective in software part from board bringup to product mass production % S- I' Z& S( m
Regularly solve customer reported BSP/Linux issues timely or report to backend R&D to solve it timely.  
( u! y5 \  X$ Y: C; q Onsite board bringup, failure analysis per customer requirement
6 @1 [+ P6 [. b5 W( T Organize technical meetings and trainings with customers engineering team per sales request
3 P2 n( l( b/ x# _1 ~; H4 l% o
! E# O- V# W( j9 z4 T2 g, iQualifications - T; I1 `0 P' p9 i
B.S. degree or above in electrical engineering, computer science or equivalent. ( M6 d" f) ~* ~* F! a/ s, h9 X# j% G
Solid knowledge and experience on C/C++. 5 G, J* ~: o% X( n) R( N
3+ years of Linux driver develop experience on ARM or equivalent embedded platforms.  , t/ f, ]/ q4 m+ \
Basic hardware knowledge will be a plus.  
5 X2 x/ S* y+ Z Good communication and can work as individual and under pressure
% H: p! V' F5 s* Y Good English read/write/oral capability.
74#
發表於 2014-7-28 10:51:13 | 顯示全部樓層
模拟电路高级工程师
0 l: d. m8 Q+ G' S6 X- I
9 M( ^5 p9 v, f: c6 b* t0 A( y公      司:A Chinese integrated solution supplier
7 C/ I+ j: C( T8 s$ _3 K工作地点:深圳
' r$ X3 w4 c1 ]! u
3 M* i4 \: q2 M  z岗位职责: 9 l( E# F8 X: E- M! S; V# ?! b
1. 微弱信号检测电路研究;
4 S7 W# v2 `! x# \3 e2. 芯片方案原型平台设计与调试;   }' n8 Z1 C4 I' ~$ \

# N/ b$ t9 Y' N% f8 F! n任职要求:
( `+ C$ g  H% [# O' Y1. 本科及以上学历,2年以上相关工作经验; 0 d6 I" B) L/ G  o
2. 通讯、电子、自动化、物理或数学专业; & }5 u$ b4 H+ X: W
3. 思维灵活,有创新精神;
75#
發表於 2014-7-29 11:25:48 | 顯示全部樓層
Industrialization Project Manager
6 `/ H; ~) D+ _6 J& a( P$ A; v! t/ F( {
公      司:A famous IC company
, c) \; Y% @* L5 k6 u工作地点:北京1 ~, ~% y7 p( p) \' ?3 S: @% ]

- f9 j) F! W+ d, {; {. h& Q, n职位描述0 ^% X/ m7 \' E% q2 w
1.The industrialization Project Manager Job purpose is to manage execution of Industrialisation Project activities,from Project Definition/Architecture  though  Product Development/Validation  to  Customer  Deployment/Project Closure, in order to meet Project requirements and objectives in terms of scope, quality, schedule and cost.0 _. s3 H& g% u4 Q' G" \
2.Assisting R&D and project Manager to design cost effective boards and leading edge technical excellence.' e/ J1 W8 s+ L/ g, d0 e+ c
3.Building and maintaining the industrialization project plans.
+ H) C* z7 l0 d4.Managing the Industrialization project execution: schedule, milestones definitions, risks management, and KPIs management in respect with the ** milestones.
1 E; {: V; b4 m  R$ C5 o# ]5.Managing boards and test fixtures requests in order to meet core project time scales whilst also ensuring lowest cost of ownership through cost effective solutions.
- `" w4 f* i* k8 o( S8 M+ Y6.Controlling and reporting the costs related to the  industrialization project and boards manufacturing,  manage the budget and active contribution to the build cost forecasting.6 ~/ _, S9 ]1 a* F; w/ ?  J
7.Reporting project progress and status to the Program Manager as member to the Program core team.   
! C2 v* a+ h+ h/ |7 V8.Ensuring that all change requests are managed with the proper priority and severity to match the project targets.
76#
發表於 2014-7-29 11:25:54 | 顯示全部樓層
9.Ensuring a close alignment and cooperation with the HRP and R&D organization.  
  S, l3 d* r6 A" x+ e% @10.Supervising supplier’s execution (factory) for boards manufacturing.  2 J5 ~/ F( v! V4 x% O5 [
11.Managing communication related to boards manufacturing (delivery plan, yield, ...). ( Q* h! G' W7 [4 r8 n% o
12.Ensuring that error data base is filled and means are put in place to recover faced incidents.
/ O$ S4 U, F4 Z& B13.Synchronizes / manages cross functional teams for Component sourcing, Test Software, Repair, Board testing ….
4 s7 S* }. M1 S+ B: H6 Z# D6 _$ I: r3 Q14.Manage Industrialization activities and the related costs, ensure that the higher quality level is reached, and schedule is kept.
( D' S5 |2 x; j' d! r1)Supervising Component sourcing and purchasing  1 o/ A% N+ X& q3 t6 ]* S$ X
2)Supervising CAD and Layout activities when included in industrialization project
- P' O4 n$ x* m. D  m* O5 H3)Managing board manufacturing activities 6 J6 Y( E$ J) G4 S, p
4)Managing board and test fixture requests  2 x$ }% `2 A, ?  j( n
5)Communication (achievements, strategy, risk)  
; D; H0 \5 j8 ?. V; Q6)Priority setting  
4 I1 t, u: U9 r/ r( o7)Boards Delivery  1 J' ?0 o+ i: ]9 m7 }
8)Budget control and report  " v6 a6 \: I, A  ?' H
9)Build and budget forecast  : o' ?  U! c' T5 ?# x' F
15.Ensure proper resource staffing for the Industrialization Project  
$ x( M! i* C6 y) b: }1)Validate through the overall Project organization the overall Project demand towards HRP Line Managers and external suppliers for allocation. " U* c2 g+ U5 n7 W; U9 I
2)Identify gaps and propose solution to the HRP Line Managers.  . i3 I; ?- M* P" \
3)Track monthly effective allocation  
! }, J, q7 {$ k! y: k% j16.Coordination of multi discipline teams (Sourcing, procurement, Hardware Design, CAD Layout, Electronic Manufacturing Supplier, cost control)  by means of
6 B' R4 o$ y5 g% V8 b1)Communication matrix to ensure communication channels are clear  # I% ~8 E$ l* A5 t
17. Animates a core team of 7 people  & H  E9 n0 a' X" q" M$ F
18. Reports status during monthly OSC Review at Hardware Program level  1 _6 j& h  c; W% x% E2 Q3 O
1)Prepare and present material to pass milestones
1 y) T/ a' d- Y7 ^" D% {, H2)Official formal reporting  1 n. R# J9 x( b9 l$ t. I- g
19.Manages external suppliers: Electronics Manufacturing Supplier (EMS)  3 D: I. P# W7 J+ D( @# `
1)SoW, contract contribution and review and management escalation1 g& ^) q0 z0 Y6 o* A1 h

: w3 S4 _3 p  z4 }% M# T1.Project Management Methodology – Advanced  , L  L) z+ e5 \, a, `2 D
2.PMP or assimilated certification - Certified  
, `- O9 D8 X$ _* O3 {- H+ _3.MSP Scheduling - Expertise  5 x6 x8 f0 s2 ]' I0 v" S5 j
4.STEPP Process - Expertise    f0 o& K) _; i  Q
5.Specific Technical domain - Deep knowledge / j+ l* d" }6 V# ~9 r
6.Engineering degree in Electronic : u% V" M; b- w9 {# ^6 Z7 Y, O2 ]
7.Good in spoken and written English (the boss for foreigners)
77#
發表於 2014-7-29 11:26:25 | 顯示全部樓層
Program Manager(Home)+ l9 e! l  a4 F  T  R' |

7 o( b9 j# n' U$ {( m% [公      司:A automation company7 P- v; a) W# B; [2 _
工作地点:Home
3 ]! M5 q4 b0 F; I1 I2 h. a5 S% V
- `# _7 Y: \2 [) ]: O% p职位描述
9 i1 z6 \8 h7 B+ {1.Work with company’s customers to provide marketing (web, graphics, user interface, print, collateral marketing, program management.) services by building a service provider network." T2 o- o8 k8 F- m
2.Develop a network of call centers that would drive telemarketing campaigns on behalf of company. ! @5 o2 g+ s8 O/ F! j7 a
3.Support of company’s effort in sales & marketing areas to acquire new customers in China.
0 Y1 |1 a) O  |/ {8 N" _. N: a/ ?& E% ]9 [( C% o# i% `
职位要求
1 d% Y$ Y/ L/ N  R: b1.Good communication skills (Both English, Korean and Mandarin written & spoken)  
) X; X* N, ]. |' m' Z9 Z2.3-7 years work experience
/ K  S' U+ G' J; R' h0 n. D3.Client servicing or Client handling experience 2 @7 Q$ H) o8 _0 i1 E7 C6 f4 o& J7 ^3 K
4.Should have very good interpersonal skills - ~: I- m0 T2 [% U1 G+ r
5.Should be proactive in picking up new skills & knowledge
5 [8 s, L% _9 R6 A& {3 U6.Well versed in MS Office (Excel, PowerPoint, Word)
78#
發表於 2014-9-24 13:55:16 | 顯示全部樓層
Director of Engineering
3 \( ?* h2 z+ j: p" F) ]公      司:A leading supplier of optical communication products
8 {& A, v& }! K3 y+ ~; U工作地点:成都& Q* l1 ]2 T  V
3 \; @( c$ p- X5 w0 P( D  y. Q
MISSION Why this position exists  , Z+ i4 x% T( d7 V5 {  e( Q+ s5 A
To lead the overall engineering disciplines and functions to achieve the next level of process robustness via engineering solution and innovation. 9 q* y; @9 V8 h  F& D
Work closely with AME to provide solutions that reduce the variations.
6 [4 F( ?+ G/ f" O      OUTCOMES: desired A performance in year one
! X+ f8 i/ }) |3 u1 W7 O2 o( b7 b     1st year’s A performance – 4-5 objectives that if achieved would represent an A-performance  2 }+ G1 R9 S" m% ?
·         Structure and Optimize the Organization, per SD/BT. ! t5 l2 s- e9 g! e9 d; B
·         Be able to have 5 major error proofing solutions implemented.
8 a% k) b2 S' D) _/ m·         Drive cost down that improves the Gross Margin.
9 q; D: l$ p, R9 t6 B; q1 v1 s·         Automation deployment.
79#
發表於 2014-9-24 13:55:20 | 顯示全部樓層
COMPETENCIES: Weighted requirements list: (candidates should be or have the following) ("weighted" on a scale of 1-10, where 10 indicates the most critical, important and 1, the least):
! E/ Q% @/ I, n4 _5 ]5 H/ \·         Practical experience in multiple engineering disciplines, including Test, Process, Automation, Facility, MFG Engineering and Industrial Engineering. : 10% z' }( a7 N/ P7 G- p# {) M
·         LEAN Deployment Experience: 8
( d/ A2 j' q3 Q7 D: H+ E8 L·         Hands On Experience in Facility construction: 6
, I9 I  z: i3 n/ B- f& i$ o7 ~* T·         Self starter, with a proven record of demonstrated initiative: 10
6 u6 }" y2 `" ]2 q; ?$ R# _·         Display a strong can-do attitude, determination and grit: 8 4 X4 s3 d% b0 Z6 g1 L% [) ]
·         High EQ: 8 6 f# j$ n$ V6 H7 e% Q
·         Collaborative, with the demonstrated ability to get projects done in collaboration with established teams and function/process owners: 8
) w, q' Y( k3 X; x& d- x·         Ambitious: still in the upward arc of his/her career: 8
% l8 [; P. `$ G3 b4 {1 b; Q5 ^4 K# t·         Pragmatic, with a good sense for finding high-impact applications: 8 6 M0 z1 t  Q+ u9 ~, `
·         Experience in one or more of these associated fields: precision optics, test and measurement, high-end electronics, semiconductors: 6  
) b3 P) v% X. e- `3 W/ l·         Experience working with engineers in China, Taiwan and the US: 8 + J; u2 w  S9 Y; q$ `) z0 P
·         Fluent in English: 6   W( G7 @$ Y) T
·         Hands-on and detail-oriented: 6
7 H* X( K6 L0 d) y0 v$ R·         Have strong program skills: 6 + U+ S4 X& J! d# R
·         Have strong project management skills: 6 9 x+ G1 F2 h: T/ z# b+ i) L0 o, h
·         Fluent in Mandarin and written Chinese: 8
80#
發表於 2014-9-30 08:12:17 | 顯示全部樓層
产品总监/经理1 S; o$ e* h! f3 b
公      司:A simulated chip design manufacturers/ S0 v1 s+ H9 W" N7 \  d
工作地点:深圳
, m7 D" `& d6 e$ I& ]% i0 Q
5 M. j% [/ p( C4 P0 h) R) J) `# i工作职责:  
2 ]0 b" x( x2 M. J# O1、根据公司发展战略及电子消费品市场发展趋势,负责公司产品的规划和新产品的开发; 4 X8 n3 ^* H  L4 H  k
2、通过市场调研,对新产品进行定位、规划、设计,并与研发、市场各部门进行论证、实施;
: `5 c0 m5 y4 Q# }. v% q* ]3、针对产品进行技术改良和产品概念细分,丰富产品品种,提升新产品市场竞争力; 7 r- N7 j2 A5 j( u3 ]
4、带领和协调产品、设计、推动产品的开发进程,仔细体验产品并找出相关细节优化点,包含但不限于视觉、性能、功能、交互等方面;
/ |# O1 {1 D. [( x! Z5、跟进新产品市场推广情况,根据用户反馈信息,不断完善产品性能,同时不断完善新产品的品种开发,组织监测市场调研及相关信息分析;
1 _* O- B$ T4 H/ W5 u2 P6、根据企业发展、市场环境、产品的生命周期等因素,进而调整产品水平; 3 F2 x7 W; {) K7 T% b9 J4 S
) O1 }9 b& j4 D: ]# B
任职资格:  
5 h# {' [3 x# Q" k. {% |1、理工科及相关专业,本科或硕士学历; . _# K4 s/ R7 [9 U- D# c
2、熟悉消费电子行业产品经验; : q; |( @" F5 w' V% u
3、有责任感,有韧性,抗压能力强; 2 w0 Q) \: [$ a! v
4、有8年以上团队管理经验,35-40岁以上; 2 n# g: Q8 A9 X  X6 u
5、对市场敏感度高、知识面广、项目经验丰富。
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-5-3 12:04 PM , Processed in 0.120007 second(s), 16 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表