Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
樓主: ranica

A famous IC company looking for Analog IC circuit design

  [複製鏈接]
 樓主| 發表於 2011-7-28 11:45:17 | 顯示全部樓層
招聘公司:A famous IC company
  S/ F3 d$ @7 x2 @3 s招聘岗位:Analog Design Engineers
; v4 b  G" Z& C5 p  B工作地点:shanghai+ i: _8 U) S3 w: Z
) T" A$ c3 i: I
岗位描述:; Z$ U" h  m) m
Research, definition, design, simulation, layout supervision, characterization and release to production of high-performance state of the art BICMOS, video integrated circuits. The integrated circuits will typically include the following blocks:
; J' O( R4 C2 c7 {& v' X/ O* j- J9 @! T% I3 Q  o
Video Amplifiers " |* l( R. N5 S/ Z9 g9 J1 }
DC-to-DC converters, LDOs, PORs
  R& H5 o7 i( q! o) _" ^Interface Circuits –SPI, I2C, LVDS, … . c/ Q) r2 k* ?6 E7 q4 F& ?
Bandgaps and references
; G0 a( l: E7 wVoltage monitors
' y5 I7 }( L5 I9 r* rAnalog-to-digital and digital-to-analog converters1 u! H( ?5 f! p
$ ]4 s6 {' Y$ E/ _
职位要求:Job requirements -
- B; C! A: v/ T; z2 F* g. D3 v
( `  L! V8 }! u6 \MSEE degree, with at least 1+ years of design experience. * R' g( ~& x& r4 Q, v# K
Hands-on design experience with BiCMOS/CMOS mixed-voltage custom circuit designs ; r* u, S2 A1 z4 F
Must possess strong intuitive and analytical understanding of transistor-level design and simulation
/ Z" _2 ]) p! E6 iMust understand placement and layout issues with respect to mixed-signal IC’s
! \, j4 k5 B5 T7 N, U; JMust be familiar with Cadence mixed signal design flow. 3 i# ~3 u3 L& j9 c8 S6 p
Good English communication skill
 樓主| 發表於 2011-7-28 13:50:29 | 顯示全部樓層
招聘公司:A famous IC company
6 \, g9 c0 y2 g, d- G; k3 l招聘岗位:China Audio Design Engineer
1 V- i' i4 n2 q: w8 {$ a3 {, n工作地点:shanghai( k( c. P  G0 N+ V% L0 v" g( e! G6 E% ]
  ~3 [; j2 |/ n4 ?
岗位描述:5 l- ]! z1 ~2 I/ q6 z
The Audio design group in Shanghai, China is aggressively seeking analog / mixed-signal integrated circuit designers with extensive experience in these product areas:0 k# V5 I' W. D- s* Q. T* O. g9 q
Ø Class D Amplifiers
0 ?- \$ w8 ?! V9 D3 h( ^Ø Class AB Power Amplifiers (20mW to 5W)6 N0 a, ?$ ]2 @( |) J
Ø Low-Noise, Low-Distortion, Micro-Power Amplifiers
5 U2 O1 d5 `. h$ c2 H% q
; Q+ ~$ P7 l; I+ F5 xYou will be joining fast-growing business unit that is selling audio ICs to the top consumer electronics companies in the world.
& b$ n. Y: r( H$ v& o8 gWorking side-by-side with the highest-caliber analog / mixed-signal and digital circuit designers, you will have the opportunity to see your creative skill result in commercially successful products.
 樓主| 發表於 2011-7-28 13:50:35 | 顯示全部樓層
We believe that our engineers hold the key to XX's future. We recognize and reward their achievements generously by offering a competitive compensation package that includes salary, bonus, and stock.
# O& ^# `$ w7 Y5 i5 S
9 \2 x  A) l+ j9 _The successful candidate will have extensive background in two or more of the following areas:! [! R7 c" C7 W& ?3 j4 ^
Architecture and Verification of large mixed-signal systems
8 q& z% n  r6 @, @( PSigma-Delta A/D or D/A design 1 ^1 d( s- p3 `. L, W4 p
High-Performance (low noise, low distortion, low voltage, low power) Audio Amplifiers
! F) M$ _7 r1 z" ^Power Audio Output Amplifiers (Class AB / Class D / Class G) 3 W. z3 o1 ?2 T5 r4 @  M
Bipolar and CMOS analog design experience
- h: I  w! s) w- y$ V+ H7 I
9 y4 j8 |/ V$ w( t8 ]职位要求:Positions Immediately Available:" i; O  D, n6 _! t7 e8 u
New College Graduates+ |1 G! A. |1 ]3 _( \" O6 I
MSEE required. No industry experience necessary.& O. h7 V' t. |: ^  F. {
Analog and Mixed-Signal Design Engineers
% @& s) |" {* A7 }BSEE + 3 years of relevant industry experience or a MSEE required.( y6 F& B/ @8 i; M& m# x
Senior Analog and Mixed-Signal Design Engineers3 Z" Y! O- R3 Q8 z/ s7 @* I
MSEE/Ph.D. + 7 years of relevant industry experience
 樓主| 發表於 2011-7-28 13:52:23 | 顯示全部樓層
招聘公司:A famous IC company
! m6 G7 D9 i; \; f2 v* Y( l招聘岗位:Staff/Senior / Design Engineer ( Memory)3 _8 i" F6 J. _# R! t- ?6 ~- B$ `6 j
工作地点:Shanghai( A& h# x( D6 X- f4 d4 j& u
2 K: X0 K" p) d3 H5 i
岗位描述:Job Description and Responsibilities:1 [! \8 d- ]5 X  u* ]* I. S! C
-Responsible for analog and logic block design in the memory products.
+ o0 {' V* S* q; w- c6 S" D, F. X-Responsible for the developments of non-volatile memory products and flash macros.
. p( N" u6 B( e  r/ A0 x/ b2 ]% s: w1 z8 N. R1 ^+ i
职位要求:
' g, f: C! d( x' k9 M$ d. C- QKey Competency Requirements:( g9 H. W" d( s3 A8 Z' A" Y1 c
-Technical knowledge in IC design methodology.7 Z2 o, y, x7 b& X
-Knowledge of non-volatile memory, analog design, noise analysis, low power/leakage, high-speed memory design a definite advantage.
% R' z4 m8 E' o7 f9 ]-Tools used may include HSPICE/HSIM, Cadence Design Entry, IC layout tools, or other equivalent tools.
7 D4 ~3 q+ b! r  L, W6 c) ^) E: P6 }& K* f4 e
Education and Experience Required:
: H9 ~: `/ F' H# s/ ]! w$ a( c-Education Required: MS. EE or Ph.D. EE required; * i  \; |2 v: |, D! m
-Experience Required: 3+ years memory or analog design experience;
8 d" y/ M1 O! E; A6 j-Advantageous with experiences or exposures to the following: as project or team leader, test, package/assembly design and digital/layout design.
 樓主| 發表於 2011-7-28 14:13:01 | 顯示全部樓層
招聘公司:A famous IC company% j( p$ ^$ r/ W
招聘岗位:ADC/DAC Designer
% N) ^! u6 o0 t2 |9 u5 l8 G; m工作地点:Beijing8 E( K* t9 H+ l9 O

' X9 G5 B0 _5 k( o1 p8 Z3 `. b& _职位要求:# f/ }: N" b, Q
a) 具有成功的AD/DA设计经验,有成功的Pipeline AD,SARAD实际产品开发经历者优先考虑;
# [- P8 F9 ?5 Q: D( |b) 对AD/DA的各种结构,设计方法和校准算法了解深刻, * f# m1 e( i( I5 \3 J
c) 熟悉CMOS工艺,有180nm及以下CMOS工艺开发经验;
1 m: A! ^: o4 e! @' |# N, ~+ Pd) 可独立承担开发任务,有GSM, WCDMA, LTE,TV Tuner,WiFi,WiMax,MIMO等系统的背景知识; * X: X" u' G) f- [) _
e) 博士毕业,硕士毕业两年以上工作经历或优秀的硕士毕业生;
6 J0 j9 h4 c) }4 P, G  m: sf) 良好的沟通能力和团队协作精神;
 樓主| 發表於 2011-7-28 14:13:41 | 顯示全部樓層
招聘公司:A famous IC company
! f" ?) R2 D, U! E  T招聘岗位:PA Designer
: T0 z2 `- I7 p$ l工作地点:Beijing
( B1 Q. K8 ^% Q: _& s7 O5 d4 h2 B
职位要求:# u: A2 d& V" L
a) 具有成功的PA设计经验,有两款以上实际产品开发经历者优先考虑; ' [" ^$ w9 v& l4 E/ Y; w- v& Z
b) 熟悉CMOS/SiGe/GaAs等工艺 : T1 T5 K0 Q9 ^7 C+ w: T
c) 熟悉PA的各种结构和设计方法, 有Class A/Class AB PA 开发经验,了解PA预失真数字/模拟校准方法   I0 S( W8 S6 L7 _
d) 能独立开发产品,了解GSM, WCDMA, LTE,TV Tuner,WiFi,WiMax,MIMO等系统和相关系统的PA设计; 8 Y* W8 t) K, |) C8 U! ^- x: W
e) 博士毕业,硕士毕业两年以上工作经历或优秀的硕士毕业生;
* l! K' P2 `6 s7 o/ K9 t( f f) 良好的沟通能力和团队协作精神;
 樓主| 發表於 2011-7-28 14:14:22 | 顯示全部樓層
招聘公司:A famous IC company* j$ j- d: Q. q) [
招聘岗位:PLL Designer
- R! f( c9 \4 H6 ~5 e6 [工作地点:Beijing
4 W* O4 o2 A7 b+ @
2 k4 V. A$ i# d8 E3 H! z" N/ y, {4 }职位要求:5 P" B- \8 m8 g( x# Q! y0 J8 j- z
a) 具有成功的PA设计经验,有两款以上实际产品开发经历者优先考虑;
+ @' l( D1 p2 B  P: A+ \& Lb) 熟悉CMOS/SiGe/GaAs等工艺 9 F$ }) M7 i" v) f0 J
c) 熟悉PA的各种结构和设计方法, 有Class A/Class AB PA 开发经验,了解PA预失真数字/模拟校准方法
+ }) [& u& Z" j3 K- L7 rd) 能独立开发产品,了解GSM, WCDMA, LTE,TV Tuner,WiFi,WiMax,MIMO等系统和相关系统的PA设计;
; h: l; P% B. p, W. i4 n: pe) 博士毕业,硕士毕业两年以上工作经历或优秀的硕士毕业生;* O' T' c3 i! J; z0 Y
f) 良好的沟通能力和团队协作精神;
 樓主| 發表於 2011-7-28 14:14:46 | 顯示全部樓層
招聘公司:A famous IC company& G* K$ ?4 ?  A4 ?) D$ N$ n
招聘岗位:RFIC Designer
+ B* G- H( o; ]; c/ Y3 H+ \* @2 u工作地点:Beijing8 {) M) q# i+ z' R9 B  |7 \) f# v
8 f# t) j% _& b( k$ R6 Z
职位要求:
3 `( E4 G( D3 z# p& m0 t! d) z  Pa) 具有成功的PA设计经验,有两款以上实际产品开发经历者优先考虑; 0 I; l6 W! e  U4 B
b) 熟悉CMOS/SiGe/GaAs等工艺 ' F# G) o: }9 t0 f. Q; }: t. [% c
c) 熟悉PA的各种结构和设计方法, 有Class A/Class AB PA 开发经验,了解PA预失真数字/模拟校准方法 / |2 B6 E3 R. u3 _( m
d) 能独立开发产品,了解GSM, WCDMA, LTE,TV Tuner,WiFi,WiMax,MIMO等系统和相关系统的PA设计; 8 D- S0 d7 O$ V% q; r& Y8 v
e) 博士毕业,硕士毕业两年以上工作经历或优秀的硕士毕业生;' N  X, e# f& C7 y# b, e
f) 良好的沟通能力和团队协作精神;
 樓主| 發表於 2011-7-28 14:15:28 | 顯示全部樓層
招聘公司:A famous IC company! L6 g  y+ q4 G: m
招聘岗位:power ic & ]5 r) u* ?) l) ], o
工作地点:Shanghai
! c) e2 w4 X& U9 G' `
% P+ N, ?8 b( b+ I) G7 J: G岗位描述:9 ^3 U% o2 ]3 Q6 ^
1.0 工作内容 1.1 根据本部门制定的研发计划实施产品开发、研发工作,制定开发计划; 1.2 执行方案,并进行产品鉴定,生产转化,技术规范制定工作; 1.3 积极关注行业发展动态,积累研发素材; 1.4 总结产品研发经验,持续改进产品性能; 1.5 主持产品技术转化和制造技术交底工作; 1.6 为产品工程部、市场部提供技术支持; 1.7 根据公司其他部门的要求进行设计修改和设计改进。 1.8 提交报告: 1.8.1 周:每周工作总结及下周工作计划,新产品开发计划进度报表; 1.8.2 月:每月工作总结及下月工作计划; 1.8.3 季:季度工作总结及下季度工作计划; 1.8.4 年:年度工作总结及下年度工作计划;; g1 P$ C5 l( f& X, l

% f) S# Q0 `/ k/ o) q6 }职位要求:
4 s- Z( k) L# @1 p, V" ^* y2.0 任职资格 2.1 教育背景 电子及相关专业本科以上学历。 2.2 培训经历 受过研发管理,项目管理等方面的培训。 2.3 经验 5年以上产品研发经验,具有独立承担并完成研发项目经验者优先。 2.4 技能技巧 a. 对半导体产业及制程有较深刻的了解; b. 有扎实的理论基础和技术工作经验,能独立解决产品使用相关问题; c. 掌握研发使用的计算机软件; d. 较强的英语阅读能力。
 樓主| 發表於 2011-8-3 14:47:42 | 顯示全部樓層
招聘公司:a top 15 semiconductor company# j* f+ k2 D; x( `, N& ?9 R, }
招聘岗位:Analog Design Engineer
1 v( M8 ]; e4 s; i' n; ~( z+ u工作地点:Shanghai
: |1 x3 c0 `8 \! ^) \; V- t$ u0 [
: ~+ [1 s$ T9 i. J' v岗位描述:8 N- }* i: I% N- P
Responsibility: The primary role of this position is to design the highly complex analog and mixed-signal circuits. The responsibilities include but not to be limited to: - Analog and mixed circuit definition, developing and evaluation. - Design and development of the high performance analog circuits. - Providing the technical guidance to layout, application and evaluation engineers. - Engagement with key customers, application engineering and marketing is required to understand the key specifications and functions the designs must meet.( E- j5 z2 w4 S( V2 z

, O' c! H+ C1 v9 c职位要求:
. y% n' ?2 x  a% uRequirement: - MSEE/PHD in Microelectronics/Electrical Engineering/Communication Engineering - Circuit design experience in mixed-signal, PLL, AMP, A/D, D/A converter designs. - Proven track record of innovative initiatives in previous designs - Self motivating, good team player and good communication skill - Good English speaking and writing skill. - Flexibility to have oversea and/or domestic travels.
 樓主| 發表於 2011-8-5 13:42:14 | 顯示全部樓層
招聘公司:A famous IC company& \* b9 I9 Z8 G6 ^/ d7 ]2 ]3 N3 G/ t+ `
招聘岗位:Platform Concept Engineer
% P( S/ r4 u% t( _+ p工作地点:Xi'an- L' ^8 p+ }. G! Q
( C& Z+ Z' H7 G7 k1 Z
岗位描述:# E  H2 O! x" g: ~9 D& ^% ?' e* ?
Description '� Responsible for quality and completeness of customer and system requirements for mobile phone platforms and components. About 2 projects in parallel with 1000 - 2000 requirements each depending on project scope. � Participation in continuous improvement activities for requirements management and engineering. � Product Requirements Management * Overall responsibility for Requirements Repository and documents * Gathering and elicitation of requirements/ needs from stakeholders * Requirements interface between the development team and internal and external customers/ stakeholders * Supports mapping of requirements to components * Monitors and tracks: quality of requirements and traceability * Drives requirement reviews * Requirements change handling/ participation in CCBs * Answers request for information together with sales, marketing and technical experts. � Participation in continuous improvement activities * Alignment across chip and platforms projects in regular meetings * Provide customer requirements for reuse * Participate in continuous process and methodology improvement (TEC RE) � Be internal and external interfaces operate on an international basis. * Internal: Business Line Marketing and System / Concept Engineering, Verification Management, Project and Program Management, Quality Management. * External: IFX customers.
7 K* u" H/ s3 t2 Z6 f7 d
1 `( A( H% l$ d, a职位要求:
0 x* N( ^% Q5 a3 ~6 z7 b. E7 QQualifications '� Ph.D or Master Degree on Electronics Engineering/Communication/ Microelectronics or relevant � Fluent in English � Rational Requisite Pro � MS Office (desirable including VBA) � Adobe Framemaker (desirable) � Social and communicative skills � Self-organization � Professional experience in System Engineering or related disciplines � Good expertise in Requirements Management'
 樓主| 發表於 2011-8-10 17:26:36 | 顯示全部樓層
招聘公司:a top 15 semiconductor company: J4 u' y8 V6 w3 Q
招聘岗位:Application Engineer – Clock/ p9 w* I  J& w. I6 G9 E; \
工作地点:Shanghai
& u# a# Z# h; g  F0 p& v- q0 x* T! P  n
岗位描述:# x8 a1 w6 J. D% r/ \( [4 h+ }
Role & Responsibilities: · Support CSS (Clock and Signal Synthesis) key customers in device evaluation, system structure recommendation, schematics design and layout, problem diagnosis and trouble shooting, performance testing and benchmarking · Develop and customize reference/sub-system designs to demonstrate both component and signal chain level features, performance and advantages, including localized evaluation boards, sub-system boards and customer system boards · Facilitate new product definition and development by actively working with local and product line team members to gather requirements, generate technical spec and benchmark performance · Providing technical assistance and trainings to field application and sales teams · Setup and operate both internal and external labs in the region
+ A1 C4 Y! `! t; Z4 o* V
8 ~* w. O) z5 b! m& V职位要求:( ~( _5 o5 Q3 V3 d
Basic Qualifications (Technology, products….etc) · MSEE/PHD, 5+ years of Clock and Signal Synthesis related experience o PLL, linear system theory and practice o Circuit simulation, test and performance measurement o Schematic design and layout experience o Skilled on lab equipments · Solid knowledge in wired/wireless communications systems is preferred · Good written and verbal communications skills in both English and Mandarin · Time management skills, multi-tasking ability and team player · Willing to travel frequently in China and aboard
 樓主| 發表於 2011-8-10 17:27:19 | 顯示全部樓層
招聘公司:a top 15 semiconductor company& y! M# w  R. T
招聘岗位:Applications Engineer – MicroConverters (ADuC)
8 Q& O) g& I9 W" m* I0 R工作地点:Beijing  F2 M6 H8 w* M  s* g/ |0 o6 ~
& Z, @7 W. P  l- u! U- e1 Y
岗位描述:7 e! f9 M( F4 O: x
Roles & Responsibilities ² Develop User’s Guides, Data Sheets, Application Notes, and other technical documentations for customers ² Develop reference designs for key applications with the ADuC products ² Provide technical training to FAEs ² Support ADuC key customers ² Provide input into ADuC product roadmap and lead in detailed product definitions
3 H1 o1 x1 _6 E! n) v* H  f8 Z; [& }) G7 W  x
职位要求:
* _# J# P$ R; U7 M) T( v- _. xRequirements ² MS in EE/CS with 0~3 year experience, or PHD in EE/CS ² Experience in ARM/Cortex firmware ² Be able to attend deep technical training abroad for extended period of time and desire on learning to become an ADuC expert applications resource in China ² 20% of time international and domestic travels ² Experience in analog and mixed-signal board level design and troubleshooting is a plus ² Good spoken and written English ² Self motivation, desire on learning and good communication skills
 樓主| 發表於 2011-8-10 17:28:04 | 顯示全部樓層
招聘公司:a top 15 semiconductor company
9 F9 n+ s  P) N+ Q* N. `. _招聘岗位:Application Engineer – Hardware Tranceiver
% b; r6 K8 ]% y9 N工作地点:Shanghai7 u& q; m. B4 g! r% b8 `
! v1 E% U( l; |+ O3 u
岗位描述:
3 |3 p" L) p6 Y1 z% ?Role & Responsibilities: · Support transceiver key customers in device evaluation, system structure recommendation, schematics design and layout, problem diagnosis and trouble shooting, performance testing and benchmarking · Develop and customize reference/sub-system designs to demonstrate both component and signal chain level features, performance and advantages, including localized evaluation boards, sub-system boards and customer system boards · Facilitate new product definition and development by actively working with local and product line team members to gather requirements, generate technical spec and benchmark performance · Providing technical assistance and trainings to field application and sales teams · Setup and operate both internal and external labs in the region
4 c' o+ [. m3 A0 [% f, D. @2 }5 C9 w  `- `* j/ y! S
职位要求:
: j' s, N+ ], C5 _0 _' m0 sBasic Qualifications (Technology, products….etc) · MSEE/PHD, 3+ years of communication analog front-end design related experience o Signal chain level understanding to RF, ADC/DAC, Digital Filtering o Circuit simulation, test and performance measurement o Schematic design and layout experience o Skilled on lab equipments · Solid knowledge in wired/wireless communications systems is preferred · Good written and verbal communications skills in both English and Mandarin · Time management skills, multi-tasking ability and team player · Willing to travel frequently in China and aboard
 樓主| 發表於 2011-8-11 15:40:51 | 顯示全部樓層
招聘公司:A famous IC company; b7 J* E9 f$ L6 L" E
招聘岗位:Software Developer – Circuit Simulation# j0 S& K5 O+ x  I  k7 W
工作地点:Shanghai* k' J) ]# W) x6 {
: D4 p8 s. z9 p: \. M- B* h: m2 w
岗位描述:
$ h0 E! N* C6 b. [9 d. Q! {Job Description Develop and maintain the circuit simulation engine for IC-Package-PCB co-analysis
% ~0 P- j/ q! X8 o. J3 w$ W" h* G9 S
职位要求:
' k- ~1 F! U$ {2 V# kQualifications At least 1+ years experience in software design and development Deep understanding of numerical integration, Newton-Raphson iteration and related knowledge Strong knowledge of C/C++ programming skills Good communication (written and verbal) skills in English MS or PhD in Applied Mathematics, Micro Electronics or related fields
 樓主| 發表於 2011-8-11 15:42:01 | 顯示全部樓層
招聘公司:A famous IC company
$ J: ?0 Q. c: v2 J* h0 [招聘岗位:Software Developer – Signal and Power Integrity Simulation
7 h% v3 B( P) N: Q3 A  h工作地点:Shanghai5 l( t3 L0 g, `& T
' R7 `5 h: [) I& f
岗位描述:
3 h/ y5 F: Y. @+ O8 JJob Description Develop and maintain the simulation engine for IC-package-PCB power and signal integrity solution 2 z& z. B; h: C1 x

2 o% y* L% p1 l- S+ q( K- G职位要求:/ [8 m8 V7 g, y! M
Qualifications Strong C/C++ programming experience in Linux Experience with the algorithm and implementation of large data parsing, handling and processing Experience with IC placement and routing including LEF/DEF/GDS data is required Experience with RLC, transmission line circuit or S-parameter simulations is preferred Excellent verbal and written communication skills M.S. or Ph.D. in Electrical Engineering, Computer Science or other related areas
 樓主| 發表於 2011-8-30 14:12:41 | 顯示全部樓層
招聘公司:A famous IC company+ |! }# T  e* A5 [. O0 Z( D  L+ \6 X
招聘岗位:DFT team manager (MCE ASIC)
; Q* g9 V" J- J' T* O/ [6 E工作地点:Shanghai
; B0 u' o" W( Y+ l" `8 ^4 D  G% i
5 a( L5 x! W; F8 M& Z0 M岗位描述:( b# H- O; P" s
Qualifications: 1. BS (MS preferred) in microelectronics, electrical engineering or equivalent with 5+ years of DFT design experience, preferably with large SoC chips. 2. Handy experience on scan, mbist, boundary scan, ATPG and analog DFT, with Mentor/Synopsys/Syntest tools and RTL/gate simulation. 3. Good communication skill in a multi-national multi-team working environment. Experience with ATE tester and Production Engineer is a strong plus. 4. RTL design and STA experience is a strong plus. 5. Fluent in both written and spoken English6 X! q! l& C$ n* L& D+ e

! t: Q4 `, [( O  J职位要求:
* [% W. ?1 d- ^7 q9 v! v/ SDescription: DFT team manager Focus on leading the DFT team for DFT design & debugging of leading-edge large SoC, and work with Production Engineering team on large volume production.
 樓主| 發表於 2011-9-22 15:19:06 | 顯示全部樓層
招聘公司:A famous European IC company6 Y3 r- r" i: G# D$ d( x3 z9 A9 Z- u
招聘岗位:Product Application Engineer
( e7 m7 W% b/ e& f, n. u5 S工作地点:Shanghai
! a+ }% \) m: w* e0 p% ^" }% Q6 P  _7 G/ }$ R
岗位描述:0 t" c! J+ D5 j8 h5 m
1.Product application tasks for BST sensor products 2.Support BST FAE/SLS organization in product specific questions 3.Specific,develop,test and release hardware and software tools for BST products 4.Board level debugging 5.Bring-up of software blocks such as device driver or algorithms on target hardware# z0 D# Z- B1 j; ^+ t: c8 ~5 ?
- ]0 @4 g; }9 z) H$ H
职位要求:8 \( y7 c2 r# z6 E! O& A3 D
Requirements 1.Engineering Degree(BSc. or Master) Electronics communication or equivalent experience,desired 2+ year experience 2.Strong experience in hardware electronic design and board level tasks 3.Strong experience in debugging consumer communication buses such as I2P,SPI 4.Software prototyping and debugging (embedded software) 5.Appreciation of the semiconductor technology and industry in consumer application (mobile phone ,PCs,navigation systems)
 樓主| 發表於 2011-10-12 10:40:43 | 顯示全部樓層
招聘公司:A Fabless IC design Company
: D0 J4 x2 Q( ?5 Z+ b, [招聘岗位:Senior Analog Design Engineer
/ ]. H; S! x" E5 o, g3 d$ m工作地点:Suzhou+ Q: t; f1 N7 |% H+ o) @

/ n3 h8 U- ^( H9 U岗位描述:
% B" i+ Y+ N; o职位描述: 1、负责模拟IC与混合信号IC(ADC/DAC)的设计工作,负责模块和整体芯片的仿真和验证。 2、设计版图布局,并协助版图工程师进行版图设计,确保版图达到电路设计的要求 3、拟定实验室评估计划,并使用实验室测试设备对工程样片进行测试评估,分析不良原因。 4、协助测试工程师进行中测和成测规范的定义和程序开发,验证。 5、撰写设计报告、产品手册等相关技术文档。
2 P' B+ Y# ?$ \; l) W+ V1 W& y" z6 A  Q9 L; f2 V
职位要求:
; Q! ?4 V" ]) r' ~7 [任职要求: 1、微电子、电子工程、通信等电子类相关专业,博士或硕士三年以上模拟/混合IC设计工作经验。 2、能独立设计开发IC产品并至少独立设计过一款已批量生产的产品。熟悉模拟/混合信号芯片设计流程及工具,包括Cadence、Synopsys、Mentor等。 3、具备扎实的模拟电路设计理论基础,具有良好的学习、分析和创新能力,在电子电路方面有良好的悟性。 4、良好的英文读、写能力。 5、具有良好的人际沟通能力、主动性及团队合作精神。 6、具有A/D、D/A设计经验者优先。
 樓主| 發表於 2011-10-12 10:41:28 | 顯示全部樓層
招聘公司:A Fabless IC design Company
4 I3 v5 ?( x* ~$ }招聘岗位:RF IC Design Engineer" ]# \( }$ Y% T) i" T
工作地点:Suzhou
& R3 Z. G" M, x
( V: R7 v3 G9 o! x& W$ G$ M) d岗位描述:
) ?* @, F  U7 [3 i9 R% p2 _职位描述: 1、参与设计基于CMOS工艺的无线接收、发射系统,实现一个或多个射频模块如LNA, Mixer, VGA, PA等。 2、进行后端版图开发,参数提取并后仿验证。 3、使用实验室测试设备对工程样片进行特性评价、系统调试。 8 L- Z, x5 v6 r, V  ~
/ U1 g" X- f+ I/ y/ o8 C! o
职位要求:
9 n4 i% @( `; ^任职要求: 1、微电子、电子工程、通信等电子类相关专业,硕士或本科三年以上RF设计工作经验。 2、深入理解射频通信电路各种模块工作原理及性能指标,熟练掌握高频电子电路设计,如LNA、 Mixer、VGA、VCO、PLL中的一种电路等。 3、熟悉RF设计中的仿真、版图设计必需的EDA工具如ADS,Cadence。 4、良好的英文读、写能力。 5、具有良好人际沟通能力、主动性及团队合作精神。
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-3-29 05:43 PM , Processed in 0.127007 second(s), 15 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表