|
招聘公司:A famous IC company! I1 G/ d0 ~: i4 X9 l
招聘岗位:Analog Design Engineers
, E/ C2 R5 h, U7 J6 h工作地点:shanghai
S1 Q3 |; s4 m. V6 m0 y* R) }9 e( g4 a7 U) R2 h# w
岗位描述:) o, K+ U5 a8 N- u) F B( n
Research, definition, design, simulation, layout supervision, characterization and release to production of high-performance state of the art BICMOS, video integrated circuits. The integrated circuits will typically include the following blocks:
1 d. r% q' P" P4 h+ b q' ~2 g3 A2 G* y. ?$ u3 P5 B0 {( Y
Video Amplifiers ; }, b& B' T# y }% D2 _
DC-to-DC converters, LDOs, PORs 9 J6 ?$ A, x0 k8 c, U& i
Interface Circuits –SPI, I2C, LVDS, …
9 `1 I+ x# N$ K7 Z/ D# o7 lBandgaps and references " d {+ s9 F( x$ k# Q
Voltage monitors 7 j; |0 X+ D: A( ~9 q
Analog-to-digital and digital-to-analog converters" y& S* ~4 {- W% E" r5 @( ~
9 y$ c; a' U1 K/ G5 n4 o
职位要求:Job requirements -
8 h) B! a) F0 f [2 Q0 c) n! q: K4 q" P5 v, \) S
MSEE degree, with at least 1+ years of design experience. 3 ~& S' u# F: w+ z
Hands-on design experience with BiCMOS/CMOS mixed-voltage custom circuit designs ( T2 R& g* ~% t- Q6 v2 M7 T0 C" `+ ?
Must possess strong intuitive and analytical understanding of transistor-level design and simulation
6 j3 ~6 V- p ?Must understand placement and layout issues with respect to mixed-signal IC’s : Q. p$ K; C0 }$ [# [) V
Must be familiar with Cadence mixed signal design flow.
. C$ K. L: f( j5 zGood English communication skill |
|