|
Staff Verification Engineer! m& I$ F8 S1 B
8 N* {3 X3 C. s: V/ t公 司:one famous IC company
: _0 t& k! Y2 g! z- @工作地点:上海& U, p+ ]! ?1 `( P
% H3 B2 w# t- o8 q* M0 [" yQualifications
/ K4 v2 y" y, {4 T! eMS in EE/CS/ME.
9 P$ q- w2 o# cMinimum of five years experience. , b7 Z0 D5 D' N3 R# d
Additional qualifications include: Good IC verification skills and basic knowledge of logic and circuit design, good communication and problem solving skills.- h- t9 R, E) h* O c, t! s
Candidate should be familiar with as System Verilog, VMM/OVM/UVM verification methdology. 1 i9 E# ]$ P8 h8 p+ Y2 X0 w8 n& I% l) Z
Candidate should be familiar with industry standard ASIC design and verification tools and flow. - `% P' P! | O( u1 n
Good knowledge ddr protocol and computer system achitecture would be an added advantage. + w9 U2 t7 \* h1 b
Good knowledge of Perl and shell programming would be an added advantage. 7 \. m; }) x+ j& a9 W
+ w1 z; `) R( `7 ` PResponsibilities: 6 A3 F4 E, _6 H! E/ P
-Understanding the expected functionality of designs.
8 Q# S! G! K# t. N' ?6 J- [-Developing testing and regression plans. ' F$ {# s; B6 f- l6 u+ a2 M' v* s+ n
-Designing and developing verification environment.
; u- p" H- H4 ]$ H-Running RTL and gate-level simulations/regression.
. ~1 K' u# G. L-Code/functional coverage development, analysis and closure. o+ u$ `! _4 E' ~0 A9 T& E( ~
; u8 t6 D' Q$ U# j( {0 ]) mRequirements: ! O0 G" m/ D& D A+ R. x
Experience & Skill: 5 Years 1 B2 @4 P w4 n( B: _( b
-Design verification experience (test plan, test bench, assertions, debugging designs, code coverage etc.). 8 {9 P) O2 R+ G8 r+ o; T9 N. z, s! n
-Knowledge in ASIC/FPGA design process and verification tools. . ~, t/ ^' @- b2 ]
-Familiar with design and verification languages (Verilog, System Verilog, SVA etc.).
: W1 Y1 C. i( \$ L+ u, v8 S" w, m$ N- Scripting and automation skills (tcl, perl, makefile etc) a plus. 7 l. d$ Q8 v0 Q! X Z, P
-Familiar with C/C++. # b" [5 [6 w+ O1 i4 D) X, M
-Knowledge of DDR protocol a plus.
: v" a4 `/ N1 ?' n& e6 B5 o-Independent and self-managing. |
|