RF engineer's toghtest job function?

ranica

招聘公司：A famous IC company
1 a$ N* Q! w, t3 ]5 i招聘岗位：RF engineer
工作地点：Shanghai

3 m# ]4 [" M; t岗位描述：
* i2 O4 y/ r* }/ s! t  b* ?Responsibilities 1. RF system design on schematic and PCB layout review, including critical component specification and part selection, RF chain margin calculation, device interconnection check, PCB EMI analysis and cross interference check. 2. Perform board level debug and testing including impedance matching (noise figure and gain for RX, power and efficiency for TX), device operating point optimization, RF calibration, 3GPP non-signaling/signaling testing target for GCF compliance. 3. Collaborate with core team engineers for specific issue logging, feedback, debugging and problem solving. 4. Provide technical support to customers and work with technical team and/or FAE for customer R&D projects.

ranica

职位要求：
% {9 O0 R7 G2 ZRequired skills and experience 1. 5~10 years experience in cellular radio system design or testing 2. Understanding of general RF and microwave principles including Smith Chart, multi-port S-parameter calculation, transmission line theory and impedance matching etc. 3. Knowledge of RF circuit analysis including filter design, noise figure calculation, amplifier (LNA/PA) design, oscillators and mixers, phase lock loop design etc. 4. A good knowledge in RF components, such as RF transceiver, SAW, duplexer, LNA and RF switch. 5. Experienced in lab hands-on test fixture and prototype making and impedance matching and tuning 6. Knowledge and experience in RFIC characterization and test, understand principles of RF calibrations and device optimization. 7. Experience and knowledge of GSM/GPRS/EDGE/WCDMA phone development process and RF performance DVT steps. Familiar with compliance tests for GCF/PTCRB 8. Familiar with RF testing equipments, CMU200, Agilent 8960, network analyzer, spectrum analyzer, and signal generator. 9. A good working attitude. 10. Excellent oral and written communications and interpersonal skills' able to function effectively in a team environment. 11. Master degree in Electrical Engineering with a specialization in telecommunications 12. Knowledge of RF system link budget calculation, wave propagation, antenna modeling and design is a plus.

能者與意者請email研發簡歷與chip123聯絡。

ranica

招聘公司：A famous IC company
招聘岗位：RF Test and Application Engineering
工作地点：Shanghai

岗位描述Job Description：
  ^# c1 e) b( h5 K
Your role will support the RF test and Application of advanced wireless SOC products at the board level. The work will include RF test, RF application, significant automatic test (ATE) development, and offers an excellent opportunity to work with sophisticated SOC designs. You will be working closely with a team of Systems engineers, RFIC designers, ASIC engineers, and marketing personnel. Versatility is essential.
! e; p! w2 v$ Z; Q& H" }/ m. u8 GPerform the RF test actions, such as RFIC test, RF system test and Platform test; Program the ATE with Visul Basic and Labview; Make test report and slides for team review; Platform design, bring up, trouble shooting and other application tasks if necessary.

- R0 C. O) K  ~" e' U+ f职位要求：
Required Experience
1 L' M; E" k/ E6 B- Bachelor of Science in Electrical Engineering (BSEE) or equivalent experience;
- RF test experience with board level, such as RFIC test, RF system test or Platform test are required;
- Program ATE with Visual Basic and Labview is required;
- Platform design, bringup, trouble shooting and Platform performance optimizing are perfered;
- Good RF theory knowledge and a good understanding about RF parameters, such as NF, Gain, IP3, Hamonic Rejection are required;
: p6 W' P8 M/ R: B; O8 t. J% w- RF circuit design and high digital circuit design (schematic & layout) is desired;
8 D/ S7 `* P3 L8 Y- Good team spirit and work altitude;
, K7 q( Y# X( n5 g4 q& j- Good communication skills.

ranica

模拟电路设计工程师
客户 A software agent company
地点 Shanghai

& V6 ?) g; J/ a职位描述
负责模块电路设计

! [# k0 h& H; g7 p5 Y  Y职位要求
0 O$ S1 T* E6 \9 \2 H# E职位要求：
' _1 q  Y8 R' h8 Y2-3年（硕士）或3-4年（本科）模拟电路工作经验及以上
熟练掌握各种基本模拟电路模块设计
% u0 H* a1 K2 d有amp及高速接口设计经验的优先
有高压ic 设计经验的优先
# D' Q6 I# u. x有power ic设计经验的优先
2 [( C: N' {* l" C5 j良好的团队合作能力

ranica

模拟信号IC设计工程师
客户 A famous IC company
* f; Z3 r2 x- {3 }地点 Shanghai

职位描述：
! }  g- |9 H% j# b- Q1， 负责模拟集成电路芯片的定义，开发和验证；
/ D, \7 l- I4 w; D3 Y8 Y2， 配合市场部完成项目初始定义，主导项目技术可行性研究和立项；
3， 根据产品定义和技术规范设计具体的电路架构，独立完成模拟电路设计、仿真、验证等工作；
4， 规划版图布局，指导和协助layout工程师完成版图设计，确保版图达到电路设计的要求；
  P, ^& U3 e0 n* E3 x$ d8 B2 d5， 协助测试工程师制定测试规范和解决测试开发中的问题；
- D- E8 W' N) {5 q! L9 P2 M6， 协助应用工程师，现场应用工程师解决客户及其他应用问题；
+ p4 J$ D4 T& E* |- d5 _7， 对产品前后端环节进行负责和追踪；
8， 负责相关设计文档的撰写。

任职要求：
1， 微电子或电子工程相关专业本科以上学历，五年以上模拟IC开发经验，熟练掌握模拟电路IC设计方法；
2， 具备模拟芯片设计、仿真、布局、流片与测试经验，具备高速模拟电路流片经验优先；
3， 对半导体器件以及工艺流程有比较深入的了解

ranica

模拟信号IC设计工程师
2 J2 ~; _8 y5 @$ g  m% d客户 A famous IC company
* h' S0 H$ D* H/ G* W8 B地点 Shanghai

职位描述
职位描述：
1， 负责模拟集成电路芯片的定义，开发和验证；
2， 配合市场部完成项目初始定义，主导项目技术可行性研究和立项；
3， 根据产品定义和技术规范设计具体的电路架构，独立完成模拟电路设计、仿真、验证等工作；
' Y6 ?% ?: |  a/ ~4， 规划版图布局，指导和协助layout工程师完成版图设计，确保版图达到电路设计的要求；
5， 协助测试工程师制定测试规范和解决测试开发中的问题；
2 z. O# h1 w5 o( A: T6， 协助应用工程师，现场应用工程师解决客户及其他应用问题；
7， 对产品前后端环节进行负责和追踪；
0 p2 p7 E5 E3 M( y( `# U) o8， 负责相关设计文档的撰写。

$ ~4 b- t. J; u; P; {0 C职位要求
8 Z9 g: U& O4 H( ^# o# x, m任职要求：
1， 微电子或电子工程相关专业本科以上学历，五年以上模拟IC开发经验，熟练掌握模拟电路IC设计方法；
$ o" ~/ Y7 a: |" g: G& p4 h" ?# n2， 具备模拟芯片设计、仿真、布局、流片与测试经验，具备高速模拟电路流片经验优先；
3， 对半导体器件以及工艺流程有比较深入的了解

ranica

process intergration device NVM flash memory NOR development
客户 A famous IC company
地点 Shanghai

; C% h' v+ S; Q) }5 VJob Description and Responsibilities:
Advanced embedded flash memory technology development, including cell definition, process integration, and cell optimization. Lead cross-functional, cross-organizational team to integrate embedded flash technology into foundries' and IDM's logic process. Act as technology interface to internal and external customers.

' N1 E8 b3 ?& ?: l; D' Q. h' k% b% lKey Competency Requirements:
0 f9 v7 Y# b1 V2 o; x; `Flash memory technology development experience.
In-depth semiconductor process and device knowledge.
Broad knowledge in IC development process, including CAD, circuit design, layout, TCAD simulation, device characterization, product testing, reliability, yield enhancement, and qualification.
Design of experiments and statistical analysis.
- h# b0 P' [2 W% _$ w; @Strong analytical, organizational, and communicational skills.
Demonstrated success in a fast-paced, multifunctional, and multicultural team.
6 z" M; q& Q) v1 o
Education & Experience Required:
. z: H" h8 g/ X* F! yM. S. or Ph. D. in E.E., with at least 8 year of hands-on semiconductor technology development experiences.

ranica

Sr. Analog and Mixed-Signal Design Manager
客户 a high speed analog semiconductor company
地点 Shanghai
. n; u. m8 [$ u( D: j; Q8 c; a/ z
* F% \. c' O0 n% I% GResponsibilities
Recruitment & manage a 3-5 analog and mixed-signal design engineers team in Shanghai
! w. o; T( _$ c3 D( v* v# UWork with local digital SoC team and US Headquarter teams on:
1. cultural and technical methodology integrations
2. design tool environment setup
3. training of engineering team members hired in Shanghai
! y, i  a% h. ]6 o5 V4. project definitions and planning
5. project executions

Direct hands-on management of highly technical analog and mixed-signal engineering team
8 i9 B0 {$ |/ u7 ^ Managing engineering team for successful execution of a analog and mixed-signal block/IP development
2 ?# A0 Z7 C4 N0 ^1 g1. Definition
6 }. @4 K/ U; n# R& V' A. P2. Design
% Z/ n( N+ N4 O( `; T3. Pre-Silicon Verification
4. Post Silicon Validation
5. Production

ranica

音频CODEC模拟 IC 设计工程师
客户 A famous IC company
( F6 R  f0 T9 M1 s. E. a地点 Shanghai
4 a& F* |5 I9 i1 c7 Z( t' B
- P1 b' [# d( b6 I* W3 Q6 M岗位职责：
1. 定义，设计CODEC中模拟电路或其它混合信号IC，负责模块和整体芯片的仿真和验证
2. 使用Matlab，CADENCE或MENTOR GRAPHICS等设计工具进行建模和模拟电路设计，仿真。
$ g& S) _1 c- K$ y* ^3. 设计版图布局，并协助版图工程师进行版图设计，确保版图达到电路设计的要求
6 ]: f$ }2 E' o, Z/ O. C4. 计划实验室评估计划，并使用实验室测试设备对工程样片进行测试评估。
5. 撰写设计，测试报告
) h) Y  |! A/ s/ t# o6. 协助测试工程师进行中测和成测规范的定义和程序开发，验证
  q; f' i* Y' i$ a, D
1 @& d' M. \4 P% j; S任职条件：
1、 学历：
2 ], T% e! i# h! z0 L* z# r, s4 Ta) 电子类专业
$ U- q! l6 v% r) ^3 Ib) 硕士＋至少3年相关工作经验
c) 本科＋至少5年相关工作经验
2、 工作经历及技能要求
0 M- w  O5 n* n0 O- {a) 具备扎实的电子电路和晶体管的理论基础，掌握IC设计流程、方法及工具，熟悉集成电路制造过程和工艺。
: R- R* N! M" }% z# B, |0 pb) 熟悉各种ADC和DAC的架构和设计要点，有完整的音频Codec中sigma Delta ADC和DAC设计以及成功流片的经验；
3 y4 N9 r9 }8 g$ O5 Ec) 熟练应用Matlab，Simulink，Cadence设计工具进行ADC建模和设计。
+ w5 b! `8 z' l! `4 v1 Zd) 精通模拟电路，特别是开关电容电路的基本原理，设计技巧及关键模块的性能参数。
" _  P0 q- f3 F# Ae) 具有良好的学习，分析和创新能力，良好理论与实际结合的能力，在电子电路方面有良好的悟性
( b1 v. ^6 _. |' Jf) 能熟练阅读英文资料并能用英文撰写技术规范，设计和测试报告。
$ W5 g( c8 d0 I* J! H, R' Y+ `g) 负责，敬业，具有良好的团队合作能力

ranica

Sr System Manager
+ g7 _; Y; S2 T2 Y2 L3 a公      司：NO.82-A famous IC company
2 W0 I# T: Y# E' P: A工作地点：上海

) Z/ ^5 Z+ T$ q/ j" a4 I' gResponsibilities
1.Manage a team with functions of FPGA-based design prototyping, pre/post-silicon validation, engineering/testing board development, ARM cortex-M processors based firmware development
2.Communicate to management, other functional teams and customers in an multi-site, international environment
3.Hands-on knowledge in the system/board/firmware field and be able to help the team members

Mandatory Skills
1.        Fluency in English (both Oral and writing) and communication skill is essential for this position
7 J4 o& z2 f. q2 ^. [2.        Good board design knowledge and experience in an IC engineering context
. [3 F+ ^& g0 U9 h9 Q+ a7 J* A3.        FPGA based emulation system and flow
* I  T/ i2 b$ q9 g% z) K4.        Embedded system and firmware
5.        Good understanding of computer interfaces and instrument control (USB, UART, GPIB etc)

ranica

Preferred Skills
1.        Digital signal processing knowledge
2.        Algorithm development
2 b5 ?3 m' G! w- Q. D, u+ q3.        Product definition/Specification
4.        Analog/Mixed signal measurement and characterization
& D& R5 M1 Z$ W8 a2 V5.        Smart meter design and application

; H3 U! T$ q) WEducation
& _- R2 g' Q7 T2 f3 ~- M$ ZMaster Degree of Electrical Engineering, Computer Science or Control system
' o4 |6 A8 x3 G7 h3 E& G- h) i! i, q
. {0 w* U/ D& l- v4 Z1 tExperience
) A5 T! o$ b) A* P' U3 K1.10+ years of working experience in the high-tech industry.
  _3 C' t* O, o7 C2.At least 3 years of experience in an international company, or oversea working experience.
3.At least 3 years of experience in a management or supervisor position
4.Experience in embedded system development
' ?; y' [- r( U9 @5.Experience in system validation

ranica

RF Systems Design Engineer
7 R, j+ w- w* B* f1 M5 V& T- p) `
9 w( f8 c/ V# K3 s$ W3 @公      司：a world leading RF MEMS company
. g* K4 v( M% a+ o+ |2 n6 C4 _工作地点：上海

职位描述
4 O* l' l; t7 WSUMMARY (of position): Systems Design Engineer responsible for strategic customer design & applications support, with primary emphasis on wireless handsets. The successful candidate will be responsible for supporting internal and external customers, providing on-site customer technical support, training and presentations, product benchmarking and advising customers on designing with ****’ products and helping solve any technical issues customer''s may encounter. Additional responsibilities include gaining feedback from customers for MRDs, and developing materials for technical seminars, application notes, trade journals and conferences. This role will involve travel. Candidates should possess a BSEE and MSEEE, and have experience with electromagnetic simulation tools such as, HFSS, CST, Sonnet or others and have experience with RF system simulation tools such as ADS or Designer. RF or microwave board level, layout and systems and RFIC design is a plus
: Y7 E. p$ L( @; Q
ESSENTIAL DUTIES AND RESPONSIBILITIES include the following. Other duties may be assigned.  
- Must have current or prior experience as a cellular handset designer &/ or RF Applications Engineer  
9 x- `* a9 _. Y0 Q% J* d4 }( _. ]- Experience in Cellular Handsets:  
$ u" U0 b+ o1 t( H Overall system architecture design & applications  
: I* S# }8 q/ c8 @ FEMS  
 Antennas  
 Power Amplifiers  
' Q+ B$ a- ?$ X" q! I Interface specifications (SPI, I2C, MIPI, RFFE, etc.)

ranica

- Experience in Antenna Design – familiarity with basic antenna types (PIFA, ILA, Loop, etc…)  
1 F* t* S  c+ ?- c# }; E* B- Ability to advise customers on the application of CK products for use in antenna Aperture Tuning and Impedance Matching
6 j' p4 T5 F) l8 {3 [# Z8 k- Experience in RF Systems board design is a plus  
- Ability to translate customer needs into actionable design requirements for **** Inc  
8 m: E+ ~( {; [  {1 Q7 [& x- Experience developing hardware & software tools and collateral for customer adoption  
: h7 Q, e; y1 f: n* k- Reference design experience highly desired: GSM, EDGE, WCDMA, 3G, 4G, etc...  
- Understanding of transmission line theory, electromagnetic theory, Smith Charts, & RF test equipment  
- Provide on-site technical support to customers including requirements analysis, design-in support, product trainings, performance evaluation and tuning, application and troubleshoot support, etc.
- Aggressive technical support in capturing new designs  
- Collaborate with sales and marketing teams to penetrate strategic accounts and support marketing events. Provide customer/market insight to marketing & engineering/ product group in new product definition process.
- Track projects regularly, lead customer and internal communications, drive design-wins and resolution of issues.  
8 _- K: Q& U. ~! S$ u, M- |  ]- Good understanding of customers’ eco-systems, preferences, engagement and market trend.  
4 ^, Y+ l9 j1 y5 Y7 u- RF CMOS experience is a plus  
- Must be a self-starter and have excellent communication skills  
, \3 N6 @' V  v' o/ j8 p. Q9 I# q4 _) F- Proactive and highly self-motivated. Ability to work independently.  
% ~9 |; _8 k+ N0 y7 J( U. C, v6 |. h, t4 t- Good learning agility and communication skills are required.  
- T: V" k6 O9 ~1 b- |$ h4 q0 I. N- Good command of spoken and written English and Mandarin  
$ N( Z! _; D% h, n- Travel will be required.

ranica

职位要求
# d3 E8 S# t7 \& ~SUPERVISORY RESPONSIBILITIES Initially this role will have no supervisory responsibility. However, potential career promotion could rely on ability of ideal candidate to take on supervisory responsibilities in Applications, Marketing &/ or Sales.
( J3 W* D( C) u$ {3 X0 t& N/ q# `2 R
. a7 d; w0 @) }! P: g: e3 P: SQUALIFICATIONS  
) ~3 E: _) ~) J5 H 10 years mobile terminal, RF component or front-end experience (or advanced degree)  
 Cellular/ high volume CE design or applications experience  
 Ability to communicate effectively and efficiently   
7 q$ Z4 ^' S: k- B; L
EDUCATION and/or EXPERIENCE  
 Degrees preferred : BSEE (min); MSEE (preferred)  
 At least 10 years mobile terminal, RF component or front-end experience (or advanced degree)  
2 j  \' ?6 O- ]2 M Familiar with cellular systems and standards (CDMA, GSM, EDGE, WCDMA, etc)  
( `. c+ N) u; ~. d& a7 ? Familiar with RF EDA tools such as ADS, HFSS or others, RF or microwave board level, systems or RFIC design.
5 K8 G: J+ r( {! U9 s8 o, G Knowledge of cellular RF front-end architectures  
! b$ s2 L, d: K6 J+ x. Y" ` Understanding of various key interface specifications (SPI, I2C, MIPI, RFBus)  
7 j% B- b& l5 Y# J3 C
! L  S' {1 N4 W0 F5 x  
+ q4 c  ~  v, r/ z4 m7 H6 A
HARDWARE/SOFTWARE  
Hardware experience to include RF/ analog component & systems  
Software experience optional but desired  
9 ?% l& I' ^% ]$ r2 d7 M* YRF design tool experience is desired (EDA tools such as ADS, HFSS or others, RF or microwave board level, systems and RFIC design).
* I6 k2 k1 A, NCERTIFICATES, LICENSES, REGISTRATIONS (Described or None)  

None  
( ^) y" E5 ~8 Y2 Y/ g( f& r( F
PHYSICAL DEMANDS - While performing the duties of this job, the employee is regularly required to sit and use hands to finger, handle, or feel. The employee frequently is required to talk or hear. The employee is occasionally required to stand and walk. Specific vision abilities required by this job include close vision, color vision, and ability to adjust focus. The employee is occasionally required to travel to customer sites in the US and abroad.

WORK ENVIRONMENT - The work environment characteristics described here are representative of those an employee encounters while performing the essential functions of this job. Reasonable accommodations may be made to enable individuals with disabilities to perform the essential functions.
3 o: m( m; |# n; l0 Q4 [0 I/ I
1 B) D% s9 c) \$ n# I! M/ m5 kThe environment is that of a typical office or laboratory. The noise level in the work environment is usually quiet.

ranica

HardwareEngineer
5 B! L5 b: f6 s0 [- G公      司：A famous IC company
工作地点：上海
  M* O" G/ o7 K6 {
7 _* S  j4 Q& d" A' T职位描述
2 @' e0 w& U( A' J+ b1 a1.Be responsible for hardware system design, discuss with chip designer, understanding their requirement and design the hardware system(schematic, PCB and C program) correspondingly
2. Testing the hardware system and provide test report
% s5 I) I( z! R0 y+ Z" h. _3. Debugging the system, discussing with chip designer and help chip designer debug the issues  
% I- p6 s6 Q2 K% l0 N
要求：
- V6 ]; Q- ?4 w$ ], w' _1. B.S. in electrical engineering or equivalent is required
1 L) m, Q9 y" N7 I2 P2. 2 or more years of PCB design experience is required
3. 2 or more years of C programming is required
4. DDR knowledge and testing experience is required
5. Experience of Xilinx/Altera FPGA is preferred
1 m1 A& l; p2 y" d. G$ u' e) Y% H6. Experience of embedded system is preferred
  F1 g# n' n  u* P) Z. K7. Experience of using multimeter, waveform generator, oscilloscope is preferred  
8. Verilog coding experience is preferred  
1 p+ W7 G$ ]% C* ~7 L: J  
PS：最好有 . DDR knowledge and testing experience is required

ranica

Staff Analog Design Engineer
. n' }0 h1 \0 k  P公      司：one famous IC company
8 g% h$ c$ h8 b: v工作地点：上海
; c& Q* q  l5 p5 y! t) P( D/ @* t! t
, z0 _3 d! U: o( U2 D1 ]2 {职位描述
, p' w2 Y  n, m/ {: Y# m Work with analog and ASIC design team for new product development;
Work closely with layout designer for layout implementation  
Verification of performance requirements using appropriate simulation and verification tools.
9 w% b% d% A: X6 r: N0 R) i Support test & product team with chip debugging, failure analysis, characterizations and product release efforts

+ c; N  j8 a: r/ v2 P% u职位要求
Qualification Requirements
Master degree or above in EE or related field;
5+  years of experience on analog IC design area;
' y' L: }4 x/ i1 s- J; g. K Familiar with details of product development: design method, design process, CAD tool, design for test, physical design, system applicant
* I/ q2 {7 U+ ?! d" p  ]. @ Strong experience in certain analog blocks design, such as Serdes or sigma-delta AD/DA, Temperature Sensor.  
Familiar with CAD tools, such as schematic capture, SPICE simulator (or equivalent transistor level circuit simulator), Virtuoso and Matlab system building;
Understanding of CMOS process technologies and device physics
Excellent English in speaking, reading and writing skill
Good communication skills and cooperative spirits.  
Outstanding ability of self-management / self-motivating and attain goal under pressure.

ranica

Staff/Senior Program Manager
公      司：A famous IC company
工作地点：上海

Job Function
Program Management (for Design & Development, New Product, Launch, and Sustaining IC Development) of chipsets / chip / IP-Technology
3 N% ^% {5 u% C( M+ ?
Establish stable Plan of Record (POR): ensure roadmap/requirements baseline, project priorities, requirements change control, driving synchronization across several development teams, coordinate and synchronize external deliverables, and schedules among many world-wide design centers, etc.  
) E$ x& J& ]) n* d
Drive planning/scheduling: develop the execution schedule to include staffing needs and interdependencies. Coordinates department schedules resources etc. and develops program master schedule, work plans, checklists, design reviews, and resource requirements.

ranica

Establish routine update & communications process: update status, schedule trends vs baseline, risk management, mitigation and recovery actions, etc. Develop program indicators to push information to internal customer teams and management, develop content and present at monthly program reviews. Partner with other functional areas to establish critical processes to support disciplined product development and decision making and to ensure quality. Interfaces with internal company departments, (contracts, legal, design and product engineering, manufacturing, technical publications, product support, etc.), to be aware of each departments work priorities, available resources etc. Interface with external ASIC, assembly, and test suppliers.
% D% P. c( y6 g8 N+ k4 \, k
; n$ v( ^0 r, }" `! b Coordination across multiple development sites will be required. This includes different Qualcomm sites as well as contractors, both domestic and international. International travel to other development and customer sites may also be required. Organizes and leads interdepartmental meetings (i.e. leads meetings with engineering, foundry, technical publications and/or product support), to set project milestones, define project tasks, establish program policies and processes and allocate resources.

, F. W5 e7 x( Z/ TResponsibilities
Responsible for establishing project milestones, definition of project tasks, establishing program policies and processes and allocation of resources.
. V" h: ~( [% Z, u$ {7 z0 `
1 z( M' n4 a. h* YDelegates project assignments to internal departments where required. Develops control systems and methods to accurately monitor and measure program progress, identify potential problems for each internal department, identify risks, and to then develop and maintain risk matrix with mitigation and contingency strategies, monitor adherence to program master plans and schedules. Troubleshoots program issues and helps to develop alternative program tasks, schedules, milestones, processes etc. to resolve program issues.

ranica

Communicates project status, issues, and recommended mitigation plans to cross-functional core and executive teams. Participate in design reviews and coordinate or assure compliance to design or department checklists and procedures. May interface with customer or supplier directly on a regular basis throughout the life cycle of program.Position requiring knowledge in the areas of VLSI Design and Methodology, Packaging, Reliability, Fabrication, Product Development, and Sustaining IC Management.
5 v* ], K5 ^  m5 C
Skills/Experience
3 K: M  v9 M2 g8 u8+ year experience in related IC design and total product development with a later career emphasis on program management of those disciplines. Be able to multi-task with and understand/facilitate/guide a variety of disciplines such as IC design, CAD, modeling, fabrication, test and verification, product support, reliability, process control, scheduling, applications, and business/contracts.

! x8 q4 [" w1 |% FSelf-starter. Ability to manage, influence, and set direction of multi-faceted, multi-disciplined teams and programs independently with minimal supervision. Business acumen required.

ranica

Candidates should have previous high volume, component-level, program management experience. Must have excellent written and verbal communication skills, interpersonal skills, and the ability to mentor and motivate project teams.
  l% u6 C/ A8 t. h0 p
9 \9 @& A& m0 x: {1 aMust be able to articulate vision and influence decision making and outcomes both within company and with external suppliers.

Must have a "whatever-it-takes" attitude using diplomatic leadership skills within a collaborative teamwork environment to accomplish the necessary results. Must be prepared to help in whatever capacity is necessary for the success of the program.Sound judgment calls in day-to-day engineering and marketing decisions.

6 m7 X; ?) u  i7 U" {Self-managing and team player with collaboration.
( n2 f5 h/ D, u% W$ |
Computer proficient and literate
/ R4 l# r: O  U1 TEducation Requirements       BS in EE/CS/CE or related field, MS/MBA a plus