Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 3748|回復: 2
打印 上一主題 下一主題

Configuration Management Engineer (Digital IC Design)請進來交流!

[複製鏈接]
跳轉到指定樓層
1#
發表於 2011-7-20 12:12:57 | 只看該作者 回帖獎勵 |倒序瀏覽 |閱讀模式
招聘公司:A famous IC company4 v+ U2 y$ l( h, }! c
招聘岗位:(Senior) Configuration Management Engineer (Digital IC Design)8 X8 t+ ]/ m2 ~) M* Z" z0 d
工作地点:Shanghai( c5 _' K' U* Y; T

8 F# N9 o' u( N0 N/ J9 E% o岗位描述:
, m: t( n; _$ F" FDuties · Do database management/configuration management to support Digital SOC product development for mobile phones · Administrate Clearcase /DesignSync · Administrate change control and bug tracking tools · Do linux/LSF compute farm/ CAD tool first-level support to Digital SOC design team and interface to company IT/CAD organization · Take charge of CAD investment request consolidation
' t5 q' s- U0 E5 c; ^7 \$ a/ W/ c' x' W2 w# r' j* }, W6 }2 r
职位要求:
; \) y* B, O6 e4 j' [Requirements · B.Sc. degree or above in Semiconductor, Electronics Engineering areas · 2 years or above experience in Clearcase/DesignSync administration and configuration management in Digital IC Design domain · Good knowledge of digital SOC design is a big plus · Good knowledge of linux, LSF compute farm and script writing (e.g. C shell, Perl) · Good communication skill, will have frequent communication with foreign teams. · Good written and spoken English is mandatory.
8 ?( \  ^( E' }( o6 I9 I- X: Y2 L6 a0 P" e- {  ~5 Q
能者與意者請email研發簡歷與chip123聯絡。
分享到:  QQ好友和群QQ好友和群 QQ空間QQ空間 騰訊微博騰訊微博 騰訊朋友騰訊朋友
收藏收藏 分享分享 頂 踩 分享分享
2#
 樓主| 發表於 2011-7-20 12:15:58 | 只看該作者
招聘公司:A famous IC company- l: ]' q% l, n3 q
招聘岗位:(Senior) Digital IC Design Engineer (FE Design)6 h' f/ o" ?  v- r- F- w$ i1 _+ P
工作地点:Shanghai' O& n$ u. J$ H" X
5 g" j  D2 f, u: M$ j7 o! e
岗位描述:' l4 P9 `# k7 X
Duties • IP design and support for digital baseband of cellular phones • Digital SOC design and integration for chips
' z+ a7 _) X6 W. x1 d  q" P+ B# Q6 J8 ]5 H' ]) G8 i0 L
职位要求:
& k4 e3 v, i; V+ B  a0 E$ }& D/ B3 DRequirements • B.Sc. degree or above in Semiconductor, Electronics Engineering areas • 2 years or above design experience in industry • Good knowledge of design flow including documentation, VHDL/verilog coding, code check, equivalence check, synthesis, timing analysis and RTL simulation. • Good knowledge of AMBA AHB/AXI protocol is preferred. • Good knowledge in UPF/IP-XACT based design flow is a big plus. • Hands on experience in digital IC design EDA tools, such as NCSim/Questasim, Design Compiler, Formality, Primetime etc. • Good communication skill, will have frequent communication with foreign teams. • Good written and spoken English is mandatory.
3#
發表於 2012-4-16 11:36:53 | 只看該作者

Staff Engineer for Digital MAC Design

客户 A famous IC company; M9 V( M. W$ I: C
地点 Shangha/ j" Y8 j" P* v: S9 P
6 r& U/ x8 K5 _: d3 a
职位描述
/ v1 E2 y: E9 h  n; M& i& E7 z/ eWe are looking for a person to join a design team to execute a state-of-the-art IC design project in the wireless communication field. Candidate must be familiar with digital IC design flow with a proven record of design and verification of a complex design project that led to successful silicon. Proficiency in Verilog is required.
6 r6 V: ~+ P& y+ K! A4 a' p& `1 B* d+ F5 y4 w. S- R6 f5 I: z! E
职位要求
1 ?$ d" n/ @$ c* I( ?Requirements:- p. T- n% U# G1 a$ J
Experience in the following areas of expertise is desired:# X. a6 W" \0 o; P* L
Wireless media access control (MAC) design experience would be highly desirable
- V- p. d7 |/ s; s4 pKnowledge of TCP/IP and DMA Offload Engine design experience will be a plus
% Q0 D" d# ~) o9 T- C9 bRTL design, verification, and chip integration
' @. I5 X! D# K& x* JExperience in the following is beneficial but not necessary requirement:* C& m# O6 [2 W8 p+ n& \( x/ p
Communication systems and RF systems$ c5 \- H; z5 }/ Y
Familiarity with wireless communication systems and standards (802.11b/g/n and WiGig)
1 x3 C. ^6 L  V3 }; B% ?$ QKnowledge of interface protocols such as PCI/PCIe would be a plus9 N! ]2 K. ?) z( C: l. S
FPGA design flow, testing, and emulation bringup+ K0 D0 n( S. _& A2 y3 B

9 u+ b" U7 D2 P8 `  `7 [. }Other requirements:
7 r9 G2 }; H/ L5 NFamiliar with design and verification languages, EDA tools and ASIC/SOC design methodology
( j* A' H: O! L- r7 EGood script language skill, such as Perl, Tcl and Shell; 1 G2 n6 W$ m1 y4 K6 Z
Good written and oral communication skills in English;
3 `1 [$ H/ h6 @! S7 u2 b& b9 mGood Team player
" w7 a7 s4 U& j! d4 ]Candidates must have MSEE degree with at least 5 years of experience
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-5-8 07:30 AM , Processed in 0.102006 second(s), 17 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表