Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
樓主: ranica
打印 上一主題 下一主題

[經驗交流] 台廠有哪幾家有設IC Design Quality Manager職務?何者最難?

  [複製鏈接]
1#
發表於 2014-3-11 13:09:36 | 顯示全部樓層
Product Engineer
, l/ w1 m$ a) b8 _8 C" l8 V公      司:A famous IC company
1 I  [* M* @& W9 w工作地点:上海! j, M. L. Z# X. S/ p, _

! F" G* r& A0 M职位描述! @7 I3 l" g- D4 |  C  K
Ideal candidate will have completed BSEE , with 5 to 10 years experience in Semiconductor field.
+ h" X) P- B& {6 j6 j) T+ }3 B; v! p8 z1 ?# D5 }
Candidate should have strong oral and written communication skills -must be english speaking.
6 D/ @+ ?, \& |- P0 q* h  t' Y' E7 U$ E9 t  r* K0 a! x
Candidate must have demonstrated strength with analog circuits, and familiarity with typical lab equipment such as scopes, DVM’s, curve tracers, and function generators. Strong bench skills are mandatory.5 z! ^5 [; D. t' }: O

/ E4 w3 o9 Z9 a6 P8 V- g Ideal candidate will also have ability to debug IC’s to component level from design schematics and plots.
- e# a( J3 b4 _
4 |* Z0 o# Q& u4 [ Failure analysis background is a plus.
; F& c+ k  v* O$ o2 c) V# T
2 G6 I* D# y4 a  v% Z Candidate must also have ability to follow documented procedures, and must be able to work independently. Individual will report to management team in US.- t# z% M6 J$ H, \

+ v# `( b' V) n. R' W Job function to cover all aspects of New Product Development and Yield management,including bench-to-tester correlation, tri-temp characterization using ATE equipment, trouble shooting and yield management
回復

使用道具 舉報

2#
發表於 2014-3-11 13:10:23 | 顯示全部樓層
Hardware Engineer
4 k: [, O9 k5 I' L1 u公      司:A famous IC company$ w5 J9 d( F( _
工作地点:上海
0 j: o7 D5 Q4 Z$ {
1 V0 k6 W) I' N' I) z8 O5 q+ [职位描述- \3 K( F" l1 Q' y
1.Be responsible for hardware system design, discuss with chip designer, understanding their requirement and design the hardware system(schematic, PCB and C program) correspondingly
' P$ D& H( F' ?' i. ?  r2. Testing the hardware system and provide test report % {/ e/ m: C# B' i$ T  U
3. Debugging the system, discussing with chip designer and help chip designer debug the issues  4 J: E* A, C; G' L- ]3 V2 w2 g0 z

: d& E6 z9 K' `& r& H. {# B( ^: W职位要求:
4 j5 z% L5 M5 e6 l; Q# C1. B.S. in electrical engineering or equivalent is required
1 K! o, k. U+ i6 K2. 2 or more years of PCB design experience is required 4 M4 \; r: T0 N. F5 J
3. 2 or more years of C programming is required
( e' F) r$ U) t0 ^4. DDR knowledge and testing experience is required 1 f8 I# s( o& |/ v8 S. |5 ^; _
5. Experience of Xilinx/Altera FPGA is preferred : U1 Y' s. z& E# Q" o: [. P
6. Experience of embedded system is preferred
8 B9 r4 H  R# _. u9 n7. Experience of using multimeter, waveform generator, oscilloscope is preferred  5 Z: W. s9 v; Y* I! `
8. Verilog coding experience is preferred  6 v2 C" [2 A# u8 F! ]2 K5 ^, L
  2 H% o3 S3 `* ]: Z  W% C
PS:最好有 . DDR knowledge and testing experience is required
回復

使用道具 舉報

您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-5-3 01:47 AM , Processed in 0.100005 second(s), 18 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表