|
Global Unichip Corporation Senior Director, IP division, Jen-Tai Hsu 87p, 4.3MB
. d4 K' j0 {# J A8 z; [; h5 q& R, d, x& t+ c( ]5 C
Outline
8 | P( W3 \& {- ^' c0 z2 RIP in SoC Overview4 ?5 ~ A" s4 J! o
SerDes IP5 g, J: u- e; s Q$ r; t2 _
Memory IP (DDR2/3/4)* W+ t1 x1 h* O" ^( l8 X( J
Emerging SoC IP1 {# s( y: d$ U1 d6 t; F
Mixed Signal & RF IP
8 y @$ G& m# q; ^. t: s( B. y3 zSoC IP Design Challenges$ @* l- K7 ~$ f* ?' m
GUC SoC IP offering
$ K3 Z$ h, K! D& v9 x# z8 s$ ?Summary
3 T7 T5 r4 T% C6 IBack Up; H4 l' M9 [' {( I1 m( h, j. |
5 p3 l6 _3 w" |, I! B$ s
. m7 | F5 J+ F" D9 c* z7 w( H) O
# d. ^& C9 I8 c' a7 G4 V |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|