|
Device development engineer/ z8 H3 S2 x; B9 p3 n
3 i/ M$ H9 V H5 |公 司:A famous IC company! R) F3 o4 k; V! ?" [
工作地点:上海
& y/ A: P! D! O: O+ L5 b# i( s6 O# B/ L! l
Duties
; e% d1 B1 U% G, ^· Facilitate product design work in foundry process(LG, MS and BCD process).
0 i" T4 O) } M$ X· Have a strong device/process background for 90nm~0.18um logic process, mixed-signal, embedded FLASH memory, and BCD process.
6 k' b; e5 M4 M9 M) b+ o· Tasks would include answering device and process related questions, interpreting DRC and LVS results, helping with tapeout and mask ordering, doing jobview mask inspections, and also participate the process/device development projects.
; ?( |6 `( W; i, v5 W( v* B0 A, \% p· Would be expected to establish relationships with his technical peers at foundries and discuss important technical issues with them on an almost daily basis.
+ P' `+ i9 |5 [' ?- j% a4 t' o. Z0 e6 P: l
Requirements
9 G) m2 T- B9 e, l- C; o, z% {· Senior level engineer (minimum 8 years experience with BSEE or minimum 5 years experience with MSEE or PhD)
/ _) z" C7 t+ J* e, B$ y7 V· Excellent device knowledge (LV CMOS, BJT, BCD, embedded FLASH memory, OTP/MTP, latchup, ESD, device reliability) 1 |( n) y3 q- U, ]4 z; ?$ j- P& z
· Excellent to very good knowledge of PDK systems (design rule, verification software, mask ordering, device pcells, circuit modeling, parasitic parameter extraction, and so on) * U3 C% \( N, J8 Y& ]% r9 c
· Some knowledge of circuit design, primarily from a device usage standpoint.
% Z# L2 j7 [; e' E· Knowledge of major Asian foundry systems, process technologies, and devices would be a positive.
: H- u) e; M$ {) Y7 F" ~· Ability to understand and solved technical problems relating to semiconductor devices with a minimal amount of guidance.: g+ i8 b3 k% {' R
· Excellent people/communication skills |
|