|
Device development engineer9 ] ]4 n( {: ]- x2 c# M# r- w
2 O0 t+ ]4 x5 D2 E' A" ]' e0 H公 司:A famous IC company4 X, c+ a1 m: ^4 [
工作地点:上海- }' w5 ^6 r1 w8 d
/ r' P5 {% B4 E: h5 V! W6 C6 a/ ^Duties
. K7 K* W, s2 u· Facilitate product design work in foundry process(LG, MS and BCD process). 8 U- e8 V0 o) a; c* ?& U
· Have a strong device/process background for 90nm~0.18um logic process, mixed-signal, embedded FLASH memory, and BCD process. " G( N d: F @' t) g
· Tasks would include answering device and process related questions, interpreting DRC and LVS results, helping with tapeout and mask ordering, doing jobview mask inspections, and also participate the process/device development projects.
m9 B! {0 o/ t· Would be expected to establish relationships with his technical peers at foundries and discuss important technical issues with them on an almost daily basis.
9 d [/ D0 x) K+ Q& l7 A2 F8 E: a; p
2 G+ b# w6 v+ v! ]/ |; E5 S6 K! F2 HRequirements 2 J/ D0 A1 q7 u
· Senior level engineer (minimum 8 years experience with BSEE or minimum 5 years experience with MSEE or PhD)
& F$ ^+ i8 x8 u* v7 P4 l· Excellent device knowledge (LV CMOS, BJT, BCD, embedded FLASH memory, OTP/MTP, latchup, ESD, device reliability)
& A$ U# K6 E# V/ s1 F4 o( z· Excellent to very good knowledge of PDK systems (design rule, verification software, mask ordering, device pcells, circuit modeling, parasitic parameter extraction, and so on) / D) { t: v8 ` H' R
· Some knowledge of circuit design, primarily from a device usage standpoint. ! h7 B. w, }3 X) o, U0 e
· Knowledge of major Asian foundry systems, process technologies, and devices would be a positive.
& N' X4 ^' c7 R& ]* z2 h· Ability to understand and solved technical problems relating to semiconductor devices with a minimal amount of guidance.
& @- R; Y4 k M· Excellent people/communication skills |
|