|
Device development engineer
' S5 f* s8 D% b* X, R' c
4 x7 J5 @9 t9 s9 I& [公 司:A famous IC company
' t8 w! G, W w V/ I工作地点:上海) N2 M# A* j, h0 Q" p6 B8 S, `* f
. s2 k. j% v O3 W$ iDuties ) x9 D" \( W% U5 M
· Facilitate product design work in foundry process(LG, MS and BCD process).
& H" m2 f& d$ h J# o& _' k. `· Have a strong device/process background for 90nm~0.18um logic process, mixed-signal, embedded FLASH memory, and BCD process.
( I( y* W1 x! L6 l! W) I; W· Tasks would include answering device and process related questions, interpreting DRC and LVS results, helping with tapeout and mask ordering, doing jobview mask inspections, and also participate the process/device development projects.
" S/ M5 H# i; N( H7 F L8 m· Would be expected to establish relationships with his technical peers at foundries and discuss important technical issues with them on an almost daily basis.
6 r. l& J$ e& {
3 C: x1 r, g: M P$ R& d$ }) }. ^Requirements 0 P: ]; I- _+ g. Y7 Y1 l
· Senior level engineer (minimum 8 years experience with BSEE or minimum 5 years experience with MSEE or PhD) $ f& N0 C! }' O( \6 Q: L
· Excellent device knowledge (LV CMOS, BJT, BCD, embedded FLASH memory, OTP/MTP, latchup, ESD, device reliability)
) l1 x, ]# T6 o' |3 F& y) L% B· Excellent to very good knowledge of PDK systems (design rule, verification software, mask ordering, device pcells, circuit modeling, parasitic parameter extraction, and so on) 2 p. r, N' S8 C- n
· Some knowledge of circuit design, primarily from a device usage standpoint. - i) O; x* K t7 p
· Knowledge of major Asian foundry systems, process technologies, and devices would be a positive.
. C/ ~4 C- J B% p5 g2 [; N· Ability to understand and solved technical problems relating to semiconductor devices with a minimal amount of guidance.
4 y1 R) l/ p' D" k5 `& N· Excellent people/communication skills |
|