|
Device development engineer
% N# h& q: @1 Z' a z" T p: _3 @6 \
公 司:A famous IC company! G" _4 |) ^! [' w
工作地点:上海
Y0 @; I K8 O0 L) K
" D/ i C% u8 S x8 q0 cDuties 7 ^7 r$ U: g O+ h v0 W
· Facilitate product design work in foundry process(LG, MS and BCD process). % b& V* h2 b, p3 f8 c1 N; e+ G
· Have a strong device/process background for 90nm~0.18um logic process, mixed-signal, embedded FLASH memory, and BCD process.
% q8 y) H! i+ S, F5 K1 j( W1 p· Tasks would include answering device and process related questions, interpreting DRC and LVS results, helping with tapeout and mask ordering, doing jobview mask inspections, and also participate the process/device development projects.7 s. C' M! q# \3 N1 N/ v: w8 ?+ c
· Would be expected to establish relationships with his technical peers at foundries and discuss important technical issues with them on an almost daily basis. 1 ^7 @* Z6 O( r5 Y6 X+ }
, }: K0 w) d( b2 O7 A* ], M
Requirements ( g! R5 M2 T2 ^
· Senior level engineer (minimum 8 years experience with BSEE or minimum 5 years experience with MSEE or PhD)
9 S* ` F3 k6 a; [· Excellent device knowledge (LV CMOS, BJT, BCD, embedded FLASH memory, OTP/MTP, latchup, ESD, device reliability) 6 M, \ ]. ?7 K3 ?5 _
· Excellent to very good knowledge of PDK systems (design rule, verification software, mask ordering, device pcells, circuit modeling, parasitic parameter extraction, and so on)
+ u- S6 W$ j1 ~, }* q; g) E· Some knowledge of circuit design, primarily from a device usage standpoint.
# s" q. g( R" D* a% t· Knowledge of major Asian foundry systems, process technologies, and devices would be a positive. 9 F6 ]# X! \$ D! f2 W+ `
· Ability to understand and solved technical problems relating to semiconductor devices with a minimal amount of guidance.2 T: v: G% n/ ?
· Excellent people/communication skills |
|