|
Senior Physical Design Engineer6 J4 s; B" g7 L5 ?
公 司:A famous IC company
6 D5 s( _( `$ c$ B工作地点:南京
6 @+ B' `, X( ~% S, A1 `/ }; N6 o9 @6 K2 x& ~5 w9 S* a
Key Responsibilities 5 m/ z7 v+ \* ~) L+ X
Depending on experience, key responsibilities will involve some of the following:
; g! Y( q3 K6 _0 G' X* @, X0 g; BIC implementation from netlist to gdsii, with synthesis, floorplanning, place and route, timing closure, and physical verification. + F* B. ^4 f3 }: i
As a key member of physical design team, your will work on one of most advanced and the most complex chip designed.
' e! T. h+ Q4 y+ K7 Q b2 S5 ALeading a team of physical design engineers and resolving the technical related issues.
5 l" m+ u, K( q+ }- W. h# ^0 |/ b! |Crosstalk analysis, power analysis, and static timing analysis.
% E9 B3 M% l: e( D: gWrite scripts in Tcl to improve productivity. 9 m* D' o9 A+ N" ~
' I" e; N: S) M6 u% K: }0 \
Experience: 5+ years in physical implementation engineering $ J7 @2 q7 d4 p% \# [; l, Z L! M
: A0 k3 J0 v/ f% P% w* e" c& ?
Essential skills
/ o/ n- i& D$ ?' EMS in EE required.&#8226roven track records of working independently on place-and-route project running and DRC/LVS/ERC/Antenna debugging skills
9 }# ?2 }% Z; H! Q8 g8 WExperience with Magma or Synopsys place-and-route tool set and physical design project implementation. ! ?5 `/ k' t# S) t
Good programming skill. Capable of writing Tcl or Perl.
2 T9 M) T" ^5 B9 @, }8 a! PFamiliar with synthesis, static timing analysis. , r0 D9 H* d& h6 F% i+ J
Self-motivated team worker, good verbal and written communication skills in English. / ~1 I( x- z8 A; |
Technical and team leadership proffered. Previous management experience highly desired.
5 l( C3 _% f& hExperience with synthesis, DFT, and verification is preferred. |
|