|
發表於 2014-8-8 11:42:12
|
顯示全部樓層
Device development engineer
& y3 F1 L. Q0 W! x8 I) i, t g1 X6 C' {* v
公 司:A famous IC company" K! b, [ ?; c+ u' p" f( d% {& h
工作地点:上海
; K2 T+ M4 H/ T! S9 e
7 i a$ V$ A2 b' ~Duties 4 _2 P/ N/ r u" n; J. E
· Facilitate product design work in foundry process(LG, MS and BCD process). 6 N: @/ E/ b; j% `" [! S
· Have a strong device/process background for 90nm~0.18um logic process, mixed-signal, embedded FLASH memory, and BCD process. / f2 h& x( L5 W. \
· Tasks would include answering device and process related questions, interpreting DRC and LVS results, helping with tapeout and mask ordering, doing jobview mask inspections, and also participate the process/device development projects.# n' E1 W8 \) R0 z
· Would be expected to establish relationships with his technical peers at foundries and discuss important technical issues with them on an almost daily basis.
. @' O6 k+ U7 w# v' v6 A |2 c0 ]4 }# I- R q1 _
Requirements # @# J3 o# l& z" ]
· Senior level engineer (minimum 8 years experience with BSEE or minimum 5 years experience with MSEE or PhD)
0 k! y- I" a0 H! m, V' n& g· Excellent device knowledge (LV CMOS, BJT, BCD, embedded FLASH memory, OTP/MTP, latchup, ESD, device reliability)
- p7 D* T- M) g- u+ d% T· Excellent to very good knowledge of PDK systems (design rule, verification software, mask ordering, device pcells, circuit modeling, parasitic parameter extraction, and so on) , P+ }8 g) ]5 ~% |
· Some knowledge of circuit design, primarily from a device usage standpoint. 6 N/ {2 c+ G" N/ P
· Knowledge of major Asian foundry systems, process technologies, and devices would be a positive. " z" v# V+ B# U
· Ability to understand and solved technical problems relating to semiconductor devices with a minimal amount of guidance.& ~$ {' z) Q$ }* R( r( @
· Excellent people/communication skills |
|