|
Device development engineer! c1 `- T+ j) ~/ b, ]* W
' Q( `& m! ^. U
公 司:A famous IC company. s/ U k8 d$ m! P9 S8 g$ A$ e
工作地点:上海) z7 S( l" d' E8 y4 q2 v
' M. y) w# |4 C
Duties
' p) d) Q3 z) w% @2 j) s$ C( X' Q· Facilitate product design work in foundry process(LG, MS and BCD process). ( ~* C4 E( Z( t" K0 {' Z! o
· Have a strong device/process background for 90nm~0.18um logic process, mixed-signal, embedded FLASH memory, and BCD process.
. M- `/ v/ o/ ^7 V' j& A· Tasks would include answering device and process related questions, interpreting DRC and LVS results, helping with tapeout and mask ordering, doing jobview mask inspections, and also participate the process/device development projects.0 X6 n% y* z) t) N* ?4 K
· Would be expected to establish relationships with his technical peers at foundries and discuss important technical issues with them on an almost daily basis.
$ P0 g" {% j, T
- M* M0 s, E) Y2 x/ NRequirements
1 _2 ^: w: [/ f" }- Y· Senior level engineer (minimum 8 years experience with BSEE or minimum 5 years experience with MSEE or PhD)
: D, B- u) v6 ^· Excellent device knowledge (LV CMOS, BJT, BCD, embedded FLASH memory, OTP/MTP, latchup, ESD, device reliability)
6 S! V# ?5 t4 A; j n" q! ?+ S· Excellent to very good knowledge of PDK systems (design rule, verification software, mask ordering, device pcells, circuit modeling, parasitic parameter extraction, and so on)
) r* o5 D8 \/ c5 Z6 }9 E" H· Some knowledge of circuit design, primarily from a device usage standpoint.
! g( u6 X; i1 h3 p& R· Knowledge of major Asian foundry systems, process technologies, and devices would be a positive. / C' H( o6 D7 a
· Ability to understand and solved technical problems relating to semiconductor devices with a minimal amount of guidance.+ D% e$ R, t$ N+ t1 I
· Excellent people/communication skills |
|