|
职位要求
) ]5 x L: e. B* kEducation & Qualifications
5 W# g- H+ a5 d% p0 kQualified candidates will have a good university degree in Electronic Engineering, Computer Engineering or Computer Science. Master degree is a plus.
+ Z) l( j9 W* b, N. y) e# R" d6 b" ^0 m4 `8 ], J
Professional Skills and Personal Requirements
9 y& ~) |) O' s" R4 \ P& mExcellent communication skills
. o/ t/ @$ d' ^9 m3 I) c2 t. V- FHighly self-motivated with the ability to effectively work alone as well as in a team
* Z. [& Q: A2 J2 c- ~! m$ i6 oMust have the desire and ability to solve problems quickly. % S* {- s: x1 O& U0 t. _$ h
Demonstrate a positive attitude and respect for all members of the team . d, J# U+ z% o9 D% p2 Y
Be motivated to continuously develop skills and accept a variety of responsibilities as part of contributing to the team’s success
/ ] v0 N8 k5 z4 E0 w M2 H; nWilling to travel both domestically and internationally, approximately 30% of time, spending significant periods of time on customer sites and for learning trips.9 m6 p- A( y+ @" v7 G
Good spoken and written English 0 x; J, U9 y" T q: w2 N& ~
Customer related experience is a plus, but 10+ R&D experience is must-have. ( j5 r# m) ~7 C9 L2 S" N
2 C4 N$ A8 [, g8 W* K
Essential Technical requirements
1 v5 X, p, c3 D; a' T( v- Q7+ years experience in IC hardware design. xx SoC tape out experience is a plus. ' a' l; _% c' w# C3 T; n
Working knowledge of ASIC Implementation (Verilog, Synthesis, P&R, and Timing analysis), including relevant EDA tools and methodologies.
5 Y2 g3 d, F/ e {4 f& v7 oExperience at the system architect level with intimate knowledge of bandwidth analysis, low power design, performance optimization etc
; l- S0 X, V: C9 H- Z+ C% Z: PGPU experience is a plus. 5 S/ s$ X, E# ~' f7 A- y! g
Consumer application experience is a plus |
|