Xilinx Spartan-3 DCM

syuan08

我想要產生CLK0,90,180,270不知道是程式少打還是哪邊出了問題!
6 @5 _% B0 b3 E
; p' W+ J& H1 k想請問大家有沒有寫過相似的程式?

$ K  w4 J% w# ], X' g8 H! S
module dcm1(clk,rst,clk0,clk90,clk180,clk270,locked,clock);
/ b# }, `7 u: [1 h: I% ^* {
input clk;
# ~4 L  [$ G" x5 P; E( n6 [input rst;

2 l; v4 \4 V( Soutput clk0;
4 R9 E" c9 Q: \3 ~+ Woutput clk90;
$ c( s. G! R" _* l" X2 }# Qoutput clk180;
. q/ w+ k, I/ g2 J: b" D" eoutput clk270;
2 P* V% v7 e$ v+ P7 u+ Y9 v) y& voutput locked;
output clock;
6 a$ D1 f6 E0 G6 U. U

: ^2 }" g! P4 b- r7 e% wwire clk0;
+ m4 ]8 h) r/ `/ J* d5 Gwire clk90;
wire clk180;
$ W" e- b  O: S; f6 N: _, jwire clk270;
wire locked;

dcmm instance_name (
    .CLKIN_IN(clock),
    .RST_IN(rst),
4 c" K- ~3 M: E3 J    .CLKIN_IBUFG_OUT(),
7 I! F$ u. `# b/ c5 R    .CLK0_OUT(clk0),
$ r* ~! Z- {7 }5 J4 s  k    .CLK90_OUT(clk90),
" B. N- N& h( G% I" n    .CLK180_OUT(clk180),
    .CLK270_OUT(clk270),
; N: j& P' q5 l, l7 }8 v( z    .LOCKED_OUT(locked)
    );

endmodule

  f' r2 h7 N0 h' M2 I' i# L# s

# `& z+ f+ E# N9 B# t+ V腳位:
3 [, }  S9 n7 o( m6 T
" S& m9 f. z, x% |$ o6 ONET "clk" LOC = T9;
NET "clk0" LOC = P8;
  X( |1 Z. s5 y& ]2 i8 t; GNET "clk90" LOC = T10;
NET "clk180" LOC = R11;
NET "clk270" LOC = R12;
. b- Q, Q; C3 H' j+ f4 I( j+ Z* |NET "locked" LOC = R14;
NET "rst" LOC = R9;

sieg70

請問有看到啥咪錯誤訊息? 還是有怎樣的問題? @@