[急]verilog pipeline bubble 設計

HsuanChihCh@FB

我目前在設計一個pipeline的電路，且有防bubble機制，但在設計的過程中有些問題~
$ k5 |$ }: E/ S; L4 q2 e想請問一下大家!!
  b+ @0 i: ^1 U該怎麼設計?
以下是我需要的功能~

Module name	my_pipeline
Signal	Direction	Description
clk	input	System clock
rst_n	input	reset signal, active low
d_in[15:0]	input	DUT input data
d_rdy	input	DUT input data ready
d_full	input	The next stage data full signal
pp_d[15:0]	output	DUT output data
pp_rdy	output	DUT output data ready
pp_full	output	DUT full signal to preceding stage

# g/ R7 U$ {$ w6 l1 N; K* O
! G  L% a4 o* b
2 J  Z3 e* `& }  AThereare 5 pipe stages in our pipelining design.
It means that the input data can beobserved at the output port after 5 clock cycles.
6 m% E/ ?1 @2 Y6 r+ h1 OAll the stages must be readyto proceed at the same time.
0 [( V! h: _+ UWhen d_full is active, you have to keep the outputdata until d_full is disabled.
If d_full is active and all the pipe stages arebusy, you have to generate pp_full to inform the preceding stages to hold data.
8 Q" l" s6 _3 i$ D+ m9 r1 sThe pipeline bubbles haveto be eliminated when d_full is active.
4 ?  j% [4 ^, l6 i$ q7 |1 ?


( w! [4 J/ r3 E1 d! _2 A/ I, H
/ ~& r) N: t  t4 n# i

9 e. h1 o3 R: ]0 x! J: D* \* ~8 D
6 D6 S. Y$ X6 ~2 a; K) G
8 v; x, }/ F( h4 f) S



# I9 e) V( }; J  X5 E! Y  \& l
8 ~# q) q6 K, c) b

- I  B4 r% E3 U0 l7 N3 l
* L, }  a- T$ A! a/ p3 b

7 ~2 I6 \3 z* x; @2 z" V9 r
0 ~/ v$ p' t5 ]6 ~6 C& u: `