[急]verilog pipeline bubble 設計

HsuanChihCh@FB

我目前在設計一個pipeline的電路，且有防bubble機制，但在設計的過程中有些問題~
4 t) m* W6 U5 i/ c5 V想請問一下大家!!
4 V7 N# Q# Q2 P# N. n( s該怎麼設計?
以下是我需要的功能~
! s; Z1 o- o) b4 \: z

Module name	my_pipeline
Signal	Direction	Description
clk	input	System clock
rst_n	input	reset signal, active low
d_in[15:0]	input	DUT input data
d_rdy	input	DUT input data ready
d_full	input	The next stage data full signal
pp_d[15:0]	output	DUT output data
pp_rdy	output	DUT output data ready
pp_full	output	DUT full signal to preceding stage

; Z) E9 m# x# l$ @) y2 J

( _; e# t; V; n: \# O$ tThereare 5 pipe stages in our pipelining design.
It means that the input data can beobserved at the output port after 5 clock cycles.
All the stages must be readyto proceed at the same time.
When d_full is active, you have to keep the outputdata until d_full is disabled.
If d_full is active and all the pipe stages arebusy, you have to generate pp_full to inform the preceding stages to hold data.
The pipeline bubbles haveto be eliminated when d_full is active.


' q$ P6 W5 z' Q$ e% }3 [/ I

2 w: V! U+ G& S. z
# H+ m4 o- _  q0 i" a$ z+ E$ y
, s. i* \: Z1 r
7 C, ]1 Q' p# @  y
: f0 A% Y( b( \7 Y2 V% B
5 V" {0 \$ @% `6 ^




" b8 V; r, H& y% v# ^) R


0 M% V0 v7 b/ D. S( ?2 j
& E7 J0 ^, P% X3 g$ |' w! n
/ k+ U4 ~$ t' r7 ~$ L