Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 3000|回復: 4
打印 上一主題 下一主題

[問題求助] 论文翻译

[複製鏈接]
跳轉到指定樓層
1#
發表於 2008-4-21 13:36:31 | 只看該作者 回帖獎勵 |倒序瀏覽 |閱讀模式
soc的博士论文翻译,很多专业词汇偶没有头绪,求帮助:
0 Z" S* C% M- i. A, W$ G+ \7 Q; d- O; J; h2 I
Multi-Layer Interconnect Performance Corners for Variation-Aware Timing Analysis
分享到:  QQ好友和群QQ好友和群 QQ空間QQ空間 騰訊微博騰訊微博 騰訊朋友騰訊朋友
收藏收藏 分享分享 頂 踩 分享分享
2#
發表於 2008-4-21 16:25:34 | 只看該作者
Can it find in IEEE ? 0 n9 a) R# u4 t; {" X( ]+ e4 J
Please give me the full name of  博士论文 , let's try to solve it0 P. }! t# w( o; I

6 {( k* _$ v/ _[ 本帖最後由 masonchung 於 2008-4-21 04:29 PM 編輯 ]
3#
發表於 2008-4-21 23:56:35 | 只看該作者
這應該是APR的論文
  u5 {$ L( [+ Y5 F9 b/ a# t2 p! x' U+ a; D, I4 d8 c( l# U
; R6 U' l/ Z" V" D+ r1 b
Abstract:3 ?1 T) i4 u% o
Parasitic interconnect corner methods are known to                    
7 k% O, U4 U5 z* \8 abe inaccurate. This paper explains the sources of their errors and: Q# c& o' o& i2 N( V2 c
shows that errors in excess of 22% can occur in the predicted  y8 V5 @4 K3 a( _; U# Z
corner delays of a multi-layer stage in the presence of process$ _# ?$ R9 a0 k3 s4 [  j
variations. It is shown that exhaustive corner search methods are
* _4 V. f* s* [- H( minfeasible in practice as they have an exponential complexity in; Q( e/ Y0 F+ g
terms of required SPICE simulations with respect to the number0 c+ g/ E' W% t1 Z' j- l. q
of layers a stage is routed through. This exponential complexity: M- h4 `. T6 _: H: M
is reduced to a linear one with a new simulation-based search
4 d. H- ]; N* o0 L1 w& q  A; @+ pmethod with the aid of stage delay properties. The ideas behind8 [* n! y$ I; \7 s# B" G
the simulation-based methodology are shown to be expandable
& w  W: l# p! z/ J2 z9 |2 G( e; dto an analytical-based multi-layer performance corner location2 Y7 }1 \1 ?2 g) O
methodology. The simulated best/worst case delays based on these" B% ^( G9 D' ^, M( z
analytical corners produce errors below 4% as compared to the! w/ G. Z( P$ w; j' m6 e$ u9 J1 h
exhaustive search simulation based method.
% a3 _- |( F) l  U% |2 O2 b8 L& }; ]- i5 |- [3 I
[ 本帖最後由 masonchung 於 2008-4-22 12:01 AM 編輯 ]

本帖子中包含更多資源

您需要 登錄 才可以下載或查看,沒有帳號?申請會員

x
4#
 樓主| 發表於 2008-4-22 12:28:19 | 只看該作者

偶是门外汉

对的哦,就是这篇4 V+ B3 P* f" ?* K) u
很多专业词汇我不懂怎么翻啊4 ^) }+ w' e. f% X) ?( ?

6 F6 Q+ I6 ~' A- e# ]# ^/ {8 Lthe name of this paper:    Multi-Layer Interconnect Performance Corners for Variation-Aware Timing Analysis
$ a! l" J0 @5 x6 B3 X6 v4 h
4 x/ @; {- G7 N; i# ~0 n8 |+ a比如说:0 I( @1 t9 D9 {
Performance Corners
" A# v8 p& Y7 L9 r3 q" wVariation-Aware
- i5 `5 D8 h" x; d# Dstage& w, l5 G% R3 {' u" @# y1 ^
corner
' v: _% h) G3 J4 U# r( P5 e之类的
" ^( r# L3 N' g/ o, L: s% _% k2 ^- y  ~. {
tx们帮帮忙啊
5#
發表於 2008-4-25 21:20:49 | 只看該作者
建議你可以到EDA設計或RD討論區發問 9 F% i$ _) l5 Q5 {* N6 ~; i
或許可以得到較多回應哦  ^^
您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-5-15 09:58 PM , Processed in 0.108014 second(s), 19 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表