|
發表於 2012-6-27 15:40:41
|
顯示全部樓層
SILVACO Expert and its Competitors
Cadence Virtuoso, Tanner L-Edit, Springsoft Laker, Jedat Alpha-SX" p G5 U6 o' E; ^% I) b5 }- ~. j; G7 P
) v8 P, U+ Q# V: F0 F0 _% J' w" h( r
. R1 c8 s o2 t- O4 t% rExpert is a high performance hierarchical layout editor with full editing capability, large capacity and fast layout viewing. Expert can be used in place of Virtuoso, L-Edit, Laker and Alpha-SX and provides the following key features:
" V) D" \% u9 V2 G ^& ^- Expert is integrated with layout verification tools Guardian DRC / LVS and HIPEX for parasitic RC extraction.
- JavaScript for layout automation, parameterized cells (PCells), custom/ [% h% n$ O8 ~& o$ P
editing commands. - Expert supports the (OA) OpenAccess database format and interoperable
' s) _ J, D) d9 L# c6 xprocess design kits (iPDKs). - Seamless integration with third-party industry standard layout verification tools (Calibre) allows the user to browse and debug DRC errors.
- DRC Assist warning about potential rule violations before they are created through distance display.
- Hierarchical LVL (layout vs. layout comparison).
- Imports designs from SmartSpice and other spice netlists like 8 s' a" s, u2 e; A+ i$ M6 c) G
HSPICE and SPECTRE, or work with Gateway to perform2 v2 {3 O0 f& d
( SDL ) Schematic-Driven-Layout flow. - Flight Lines guide user on where to wire.
- Node Probing feature traces physical net connectivity through all levels of hierarchy.
- Interactive Short Locator helps to identify short errors to ensure
8 w3 I" k, v6 W* o. QLVS-correct layout results. - Edit-in-Place.
- Cross-Sectional Viewer.
- PDKs are available for leading foundry processes from TSMC, UMC, ; a$ v1 T* k1 J. e" q% f3 W m, Q$ Q
Jazz/TOWER, X-Fab, Austriamicrosystems, MOSIS, AMI and others. ! V; F8 b* j# ^ Q1 w1 V
7 p4 D& @- `! O7 mCadence Virtuoso, Cadence SPECTRE, Synopsys HSPICE, Mentor Calibre, Tanner L-Edit, Springsoft Laker, and Jedat Alpha-SX are trademarks of their respective owners. |
|