Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 14021|回復: 13
打印 上一主題 下一主題

危機就是轉機?類比IC廠逆勢擴大徵求IC設計人才?你覺得去哪家最好?

  [複製鏈接]
跳轉到指定樓層
1#
發表於 2008-12-26 16:48:50 | 只看該作者 回帖獎勵 |倒序瀏覽 |閱讀模式
危機就是轉機不類比IC廠提供好康要徵才0 C* m3 X0 e/ ?
中時電子報 - Taiwan& q) p$ L1 j+ h% U
6 k% p5 }$ G2 c; }% H8 x
全球景氣急凍,11月國內失業人數突破50萬大關,並創下新高,使市場秩序大為變化,不過,類比IC廠商手中握有現金,視危機為轉機,逆勢擴大徵求IC設計人才,立錡(6286)、茂達(6138)、類比科(3034)、聚積(3527)、創惟(6104)等,類比IC與記憶體相關IC設計廠商,皆 ...
單選投票, 共有 44 人參與投票
您所在的用戶組沒有投票權限
分享到:  QQ好友和群QQ好友和群 QQ空間QQ空間 騰訊微博騰訊微博 騰訊朋友騰訊朋友
收藏收藏 分享分享 頂3 踩 分享分享
2#
發表於 2011-1-5 08:13:01 | 只看該作者
職場巡禮/IC設計選才 首重抗壓性
" d4 h4 L0 x. T- b/ F; y+ [. K: u6 i. v聯合新聞網 - ‎2010年12月30日‎3 q% s: M* w3 X; y/ W3 }
- L+ l& S+ w5 b- A# e# q) p
科技新貴人人稱羨,而新貴中的新貴「IC設計」人才,國內外都在搶人。瑞昱半導體研發中心副總經理林盈熙表示,IC設計人才除了學歷要好,個人抗壓性也一定要夠。而IC設計的管理階層,在IC製程壓縮到十個月的現況下,市場眼光要很精準,除了告訴大家哪裡可以去,也要告訴大家 ...
回復

使用道具 舉報

3#
發表於 2011-1-19 08:51:37 | 只看該作者
領完年終跳槽__科技業搶人大戰開始_
% D! N+ q3 U" \+ [7 V- ]' g中時電子報 - ‎15分鐘之前‎
2 Q& w6 B$ m$ ~- l, s
( u5 C3 z9 F' {8 Y  b7 @據了解,由於科技業的景氣輪動快速,竹科人跳槽早已習以為常,﹂最短的時間,賺到最多的錢」,被不少竹科人奉為圭臬,有人形容﹂超時工作、壓力大、隨時爆肝」,是科技人的最佳寫照,也讓科技人只想早點賺到退休金,過過自己的生活。
回復

使用道具 舉報

4#
發表於 2013-10-14 15:58:29 | 只看該作者
Product Engineer -QA
- M6 I& \% ~* U8 M9 p公      司:A famous IC company) L3 q- J6 X# S' i) r/ v
工作地点:上海3 c* }0 |# Y  `
; Z2 I# E& `" Y! g. W
Position Summary: : @$ q' E& c) s. b  a( q+ G! r
Essential Job Functions/Accountabilities: ' G5 z3 _6 L. T$ Q& x8 s
Work closely with RD and PE team to  
5 x: N' W  t) D# I, _Make sure product (software) quality
, n( J' n! W/ p# yQA system maintain and improvement 3 ^$ Q5 y& S) {& H0 @8 R% [9 a& ]
Daily build and daily regression test & b  j9 C% q3 T9 n2 y  i' O
Project management and risk control
* `' l  l+ `+ E4 t( iBug/enhancements verification and testing
6 _; h  E9 _. \Product release and documentation & ^2 S+ N7 `/ H4 V

- A6 o! H* l3 S6 w" L3 ~* }Minimum Requirements/Qualifications:
* {; A0 [  w# R! z/ PStrong scripting skill, Perl/TCL and LINUX shell required : v6 Y! y8 d- K4 z/ |; v& G4 c
Experience of SPICE-based(HSPICE/Spectre/Eldo) circuit simulation   o* R/ R3 I9 V/ Z- g
Experience of package and PCB modeling and simulation with field solvers 2 {8 v  D3 @- `& _$ d
Knowledge of High-Speed I/O (DDR) power and signal integrity analysis ! v! [& A9 o$ |% a5 t
Knowledge on die and IO ring physical design, LEF/DEF/GDS is a plus 6 b0 [, {& y0 f. u) E
B.S. in Electrical Engineering or other related areas, 3 years of experience
% ]8 q3 L. c- n; N7 X3 o4 i! ]+ ~M.S. or Ph.D. in Electrical Engineering or other related areas, 1 years of  experience, or equivalent combination of education and experience
1 A% }3 v6 o8 y* b0 cSelf motivation, teamwork and strong English communication skills ( both written and oral )
回復

使用道具 舉報

5#
發表於 2013-10-14 15:59:08 | 只看該作者
Sr. Software Engineer-电路仿真和建模1 ~8 z0 x% `/ [

& Y" R- H3 j- H: H1 G$ w公      司:A famous IC company/ T' l$ d9 J# m! e/ g4 _0 u7 ^
工作地点:上海
! c0 ~. y: O- F8 p% K
+ E* g) s8 \  x1 K1 G- mPosition Summary:  
& ~+ {$ O# P- NSoftware development and product engineering for power and signal integrity analysis and modeling ' D1 i# A0 |) t) X; ^. s8 r- H
Essential Job Functions/Accountabilities:
8 s" y& n( A  o; ]6 h9 KMaintain the IC-package power and signal integrity modeling software, conduct bug fixing and enhancements; develop new features to expand the application and improve the accuracy, capacity and speed; perform development level testings and work with application engineering team to resolve customer issues;
( p" j1 D6 d# O
5 n1 x) L4 V1 ~, b3 b& sMinimum Requirements/Qualifications: " ^( Y4 u5 u% ?. q! u3 e
Strong experience in software development using C/C++
) t' Q1 R, |8 V/ p* Z) J! J+ e" GStrong working knowledge in linear and non-linear electric circuit network analysis and modeling : g% x% e  L- N
Knowledge ofSPICE simulation, or on-die and package extraction is a plus
# F8 N! z8 V+ }/ l6 KExcellent communication (both written and verbal) skills in English ; i) R% @: _  k% p  {( l( X  U
MS, Ph.D. in Electrical Engineering, Computer Science, Physics/Math or related fields
回復

使用道具 舉報

6#
發表於 2013-11-19 08:52:27 | 只看該作者
Field Applications Engineer7 U  r3 c4 w$ N0 v) C
公      司:One world top EDA company
4 @7 Y5 O/ Z" b6 }7 q. Y工作地点:北京4 ~# s# }0 f9 q( e- S( W0 j8 f  F
, |! l- r$ b0 P! ]9 h* ]
Position Description:      * I0 D8 w: w; v! ~) `/ M% g
-          The Field Applications Engineer is responsible for working directly with customers in key technical pre-sales and post-sales roles to provide architectural and design consulting on the best use of Intellectual Property software programmable cores in various different applications including Wireless Communications, Audio processing as well as Image pre and post processing in a customer''s ASIC design.( _) K& _. f+ T  x* @) {2 B
-          DPU cores are used by the world leading semiconductor development and supplier companies. As the Field Applications Engineer, you will be working with customers on the next generation designs. In the Wireless Communications application, customers are using cores in their 2G, 3G, 4G (LTE and LTE-Advanced) modem systems for User Equipment and Infrastructure products. You will be working with industry leading customers on their next generation designs.
1 L, n( v4 \  v, h* U2 `" @2 S+ _9 S; S, u" W: u
Responsibilities:
3 s% _! X$ p5 k/ z' p  {  A/ W7 j-          Provide technical presentations, seminars, and demonstrations of products, and working closely with the field sales organization to achieve revenue targets
4 s  x) O: Z/ h( u# }! i-          Fulfill a pre-sales role that includes providing technical insight about products to prospects, optimization of customer''s software code during an evaluation, and processor performance and implementation benchmarking
, _' N( L3 }8 l* W4 Q' H2 p-          Manage technical accounts and champion customers’ technical issues within the company
+ K6 S" c& G# T9 [- E8 W-          Primary responsibility for assigned areas and other duties as required
. c* ]+ H, C9 V. O9 Z. a* N7 a3 |0 I
Position Requirements:
; {; b. R. C9 L/ j$ `2 X-           BS in EE/CS or equivalent and 6+ years’ industry and technology experience with 4+ years experience as a Field Applications Engineer or Applications Engineer
4 W  _. Q( y) L; Y# J1 w-          Experience with DSP architectures, DSP filter programming
- I. s1 Q& N* m  _1 l7 X, d-          Experience and understanding of 3G and 4G PHY (Layer 1) algorithms   `5 Y# d3 i, r
-          Experience and understanding of ASIC SoC design and implementation is a big plus
8 @* _0 A" q/ D& [4 b8 ~-          Prior FAE/AE experience is desired. An MS in EE/CS is preferred. Some degree of travel may be involved, depending on location and need
回復

使用道具 舉報

7#
發表於 2013-11-19 08:53:16 | 只看該作者
Electronics Design Engineer0 G9 R+ Y# T* }6 b  D
公      司:an international group of companies
! e7 g6 T) L. K* F6 F: V% s工作地点:汕头
$ V4 F8 ^) s2 d8 h0 B9 z' g8 e$ N( ~$ [* I7 L% [0 V+ J- E! ^0 v0 h
Responsibilities will include 5 t  n& Z! k' x$ ~
?     Electrical design including microprocessor system from concept through to production.
* C+ B- D+ d  B$ J?     Schematic capture, simulation, PCB layout.
8 B" Y" _. D5 T9 @# J?     Embedded software development in C - I  o5 `1 ?% w6 ~5 b. k
?     Design and pass appropriate EMC requirements 7 V  k2 S; w4 R5 p
?     Generate innovative product concepts/solutions " B/ R4 ]9 }; [/ f
?     Develop functional specifications for new products ; _5 k( ^5 I3 F, }
?     Prepare and release of component specifications and Bill of Materials.
, a% E( e1 x9 ^?     Product test speciation including writing the spec and implementing tests
2 K1 ^" V; v+ W/ z7 a& W?     Managing / coordinating engineering changes and maintain detailed design records - ]: v% v% r. \" M
?     Coordinate/organize prototype builds, fault finding, samples tracking, and field evaluation for NPD
: H/ n5 @2 V# V  \% _# x?     provide technical support to sales, marketing, production, quality and purchasing 0 Q- c0 M& `+ m" p* \
?     Working closely with the global R&D hardware / software teams 6 y2 j# \  T& S- h: o; R# Q2 J
0 m3 l2 a; q5 d
Preferable Skills
: u6 _# [1 S- q- g+ y/ g$ M8 T?     HW/FW technical lead in NPD process 3 b: \$ o9 a! p" t3 w2 j1 E2 m. M
?     Experience in the design and application of sensing technology products
2 I, e. L7 n+ C! A+ P8 p9 e?     Experience in the design of Audio products and Switched Mode Power Supplies. : |$ L  G: g4 Q5 w) n
?     Experience in infra-red and wireless technology.
( h' P- u* H5 n- \2 [) m?     Understanding of optical design 4 [! z2 n# g$ U

; I  S: I& V' c' R  t0 ^Benefits:
- P. R/ r/ N9 x' H+ Q+ ??       Competitive salary. $ _7 u# d7 j+ n  Q4 [2 ^/ b
?       Contributory pension.
' f  T: _" O; K$ k5 p4 O" a' F: X+ O, Y, n
This is an exciting opportunity for a pro-active and highly motivated individual who is driven, ambitious and can make a positive impact to the future of **
回復

使用道具 舉報

8#
發表於 2013-11-19 08:56:08 | 只看該作者
EE (Electrical & Signal)
: y0 |& d- p' D1 i5 a& q公      司:an international group of companies: c  y( z5 M  U- W5 M( d) u2 S  Z
工作地点:上海
1 C: s; u" W6 w
5 U8 u; t0 x( O. e( RDUTIES AND RESPONSIBILITIES
/ l, d' I5 ~- Y; T* w·         Electrical design from concept through to production. * `0 g7 A4 f8 K' M  a( v
·         Analogue and Digital Electronic circuit design experience is essential.   \  r2 \' ^- q- H) S! {3 y
·         Participate in or lead a large project entirely. ; M- X: G& y4 B% K& e2 X, i
·         Able to manage designs and projects from requirements through to manufacture.
; c  S, S% y6 v6 \·         A good understanding of design for manufactures and test methodologies.
1 n/ `! b' f1 t$ {4 a* y0 J
8 i( t  H& H$ mKNOWLEDGE, SKILLS, AND ABILITIES REQUIRED: / `: `1 u3 J) a) L! D( t) \
·         Bachelor degree, relevant major. , V  Q9 l2 N4 X$ m- B3 {0 b
·         Must be able to work both independently and as part of a team.
! `0 [/ X; R( v' ^( I# o+ ?, M) e·         Minimum 5 years’ experience in analogue and digital electrical circuit design for mid / high volume products., p6 P2 B7 _, d7 w, q( o
·         Experience in communication with PCB manufacturing suppliers. 8 m1 C. z+ c, J3 s' M( I0 Y0 Y3 R
·         Must be pro-active and results driven ) M# S! w0 j3 L1 t9 [, e
·         Experience in optical industry is a strong plus.
回復

使用道具 舉報

9#
發表於 2013-11-19 08:57:00 | 只看該作者
Applications Engineer/ Application Manager
" @; u8 E8 v! x0 B  b8 G+ M
6 O9 G4 D1 U' \: H7 M5 C( S* D公      司:A famous power IC company4 [8 X) A3 E) a! E7 {2 s1 R0 o
工作地点:深圳
/ i& y6 R6 ~. N( m7 C& T4 K
9 r2 M4 ~9 q+ C0 vJob Description:  * O" X5 L. V( g6 [1 U- `, b
The Applications Engineer/ Manager will be responsible for switching power supply design in all field related to application engineering. This position is located in Shenzhen, China.+ W; ]* G4 z) i( C$ V; E% t
+ E; _& h. b: T$ E6 K
Job Responsibilities:
- E- V  l: O- F: s& P1. Provide PI solution with demo board design and engineering report. # P6 M( X# o, ]. G" y7 F+ r
2. Design and develop switch power supplies using the company’s products for reference designs, design ideas, data books or customer requirements. These designs will need to meet all aspects of power electronics design including EMI, thermals, safety, etc.1 S# m/ F: A: D! K: ?0 ^
3.  Provide switching power design support and technical advice to the company’s customers/Disty mainly in China.
/ q8 k2 {) w. x5 [. @4.  Test and analyze competitor’s solutions.
" F3 o( _% _! ?! i! d5. Support customer projects in close cooperation with the xx China sales and FAE teams.2 [2 q# P( a% C
# C& E9 f0 @: W1 m# {/ U
Requirements:
! U  ?! H" L2 w1. MSEE/BSEE or equivalent with emphasis on electronics.
, r; {+ I* X8 j  X2. A minimum of 5 years of hands-on experience in (AC-DC) high power switch mode power supply design or related filed in power electronics industries. 4 Q  n3 d3 B, s5 g3 c
3. Team player.
/ L& }! f  Z7 Y5 |9 n3 n4. Moderately fluent English (second language) – reading, writing, and speaking.
回復

使用道具 舉報

10#
發表於 2013-11-19 08:58:41 | 只看該作者
analog engineer
. Y, l/ |7 ^& @2 V! c- F公      司:a top 15 semiconductor company5 _2 E8 _! V4 B: `9 H; r$ Q
工作地点:上海6 e/ N6 K5 k5 p* Z: L" Y  R

: q: c$ |: N" c- Y5 ]Job Description:  
) U2 ^: a" W, i1 L; FTake charge of Key IP development for analog/mix-signal IC design project ensure the quality;
9 K* d/ A3 O4 d' y, xProvide technical guidance  to layout; application and evaluation teams; 7 W' l/ w, N3 k4 R
Engage with the whole project team to understand the product requirements/block requirement, and provide insights of the technology trends;
& V" ?8 D+ [2 m1 G& t4 i" a7 u! ]Deliver the design documents including the design SPEC, review files, evaluation plan
" v( e9 J2 f4 x6 @- r8 YCapable for debugging and bench evaluation . A9 U! [3 `% G' W) W
: `$ N6 |. e3 A; q
Requirement:  
0 |' P) K" O: I0 A4 r( tSolid understanding on analog circuit analysis, verification and IC design technology
4 y" R8 V7 Q0 N& P6 S9 A9 gExperience using analog simulation tools  
# Q7 R/ B2 {+ O! ]Good silicon debug capability " e. v' s" \9 N6 B
Excellent verbal and written communication skills  
/ f8 t+ Z3 J( Q& TAbility to work effectively within a team environment  - r) N; V1 q7 W
  
1 M7 ?4 u3 U/ g' P8 h3 {4 J3 XQualification:  % G& s3 D) z6 r& Q, g# e
MS degree with 3+ years experience in IC industry / S1 O. B1 F" [, {+ ?6 X/ ^0 r
ADC related products experience is preferred
回復

使用道具 舉報

11#
發表於 2013-11-19 08:59:22 | 只看該作者
Staff Analog Design Engineer  ?1 W& ~  U  ]! k" E: t$ l6 x
公      司:one famous IC company
# u8 B. H: q+ T% u9 a7 x$ @9 ~* U工作地点:上海' U! m8 T  D2 R+ A# s: L$ ~/ U

7 ^2 J- Y3 p4 A5 U# d; q3 job Description: , A/ W. B3 @3 y9 X  {, d3 J
Collaborate with *** CAD teams to develop industry leading design flows and methodologies for analog and mixed-signal designs using nanometer technologies, with emphasis on improvement of layout productivity of analog circuits, including usage of advanced Cadence IC6.1 features, design for manufacturing (DFM), metal fill, physical verification and tapeout flows. Write scripts and utilities to enhance these design flows. Provide CAD support and methodology training to *** design and layout community. Write application notes and document ***’s analog/mixed-signal CAD flows. Work with EDA vendors to drive ***’s interest with regard to analog/mixed-signal tools.
; ^3 ^- m- L* \) A* K. i! Z5 ?/ Y4 {
Qualifications:
% g  V& P/ {1 c6 T9 S-         BSEE or above, with 3~5 years relevant industry experience.
+ h$ u" n4 M1 \; q" o0 O9 d. `-         Solid understanding of advanced semiconductor process technologies
* O; d  t. K$ i6 |0 O-         In depth familiarity with layout of analog and mixed signal circuits including knowledge of layout effects (i.e. matching, reliability etc.) and DFM rules for advanced technology nodes
" T$ s: R* f5 n" p7 b  j% s; d-         Understanding of nanometer design rules and physical verification runsets   a! q) M5 M, Y4 e4 ^  [5 `! t
-         Solid knowledge of Cadence DFII
( ^) K4 x# t- Y5 X8 Y-         Knowledge of physical verification tools like Mentor Graphics’ Calibre
( `% l- H. O! y  Z2 ]( `-         Knowledge of Skill, perl or other programming languages
" K2 J8 K; H7 N. f$ D. N/ i-         Strong written and verbal communication skills
回復

使用道具 舉報

12#
發表於 2014-3-6 14:39:01 | 只看該作者
Product Engineer8 g. f, v( J1 @
公      司:A famous IC company, g% J/ n* V9 d- g
工作地点:上海2 D( |' h: u3 `1 M. U* Q6 v

* \6 v, k' W- l! \8 t: l  s职位描述
% r# t1 e" A/ x: U' w Ideal candidate will have completed BSEE , with 5 to 10 years experience in 6 |. k& e/ d0 k
Semiconductor field.
7 @# P* S6 l- N' e. M7 g
3 q- Y( H8 e: p$ _1 T1 } Candidate should have strong oral and written communication skills -must be english speaking. ; U/ K/ ^2 x9 Q+ N2 P0 A. f
. Z) s1 {6 P  e5 t5 `6 p
Candidate must have demonstrated strength with analog circuits, and familiarity with typical lab equipment such as scopes, DVM’s, curve tracers, and function generators. Strong bench skills are mandatory./ T8 w$ k4 q- H

) l$ q6 |+ c' N; A5 D. f1 D2 I Ideal candidate will also have ability to debug IC’s to component level from design schematics and plots. ! N6 h) U( u( c% A8 ~

1 ?. b7 ^  d3 V( T0 G6 v0 H; o6 m4 I& R+ I Failure analysis background is a plus. ; \2 t" v* Q4 \4 I% \
( B6 e' t, |" ~
Candidate must also have ability to follow documented procedures, and must be able to work independently. Individual will report to management team in US.
+ [; W$ q: F, l  ]9 s' v/ u- h
Job function to cover all aspects of New Product Development and Yield management,including bench-to-tester correlation, tri-temp characterization using ATE equipment, trouble shooting and yield management
回復

使用道具 舉報

13#
發表於 2014-3-25 11:55:09 | 只看該作者

1111人力銀行:美商德州儀器 招募熱血新鮮人

(20140325 10:18:51)自3月份起,各大校園的徵才活動不只集結國內知名企業招募優秀人才,連外商也來搶才。美國德州儀器為提供客戶即時產品及技術諮詢服務等業務需求,2014年在半導體行銷業務處及封裝測試廠兩大事業部都將在台招募新人,約40-50名。5 I$ {9 |5 U# k) l! C$ D* ]
, J( o6 A6 }8 W% U7 z
兩大事業部徵才
( J( {4 K# t; \+ p3 ?( [4 Z+ t' i4 G- h3 m
其中,封裝測試廠將招募測試開發工程師、產品開發工程師、封裝工程師、設備工程師…等。需具備電機、機械、化工、材料工程等科系碩士以上學歷,為應屆畢業或一年以下工作經驗者,且具良好的英文溝通能力。凡錄取者,德州儀器將進行為期三年的<領袖菁英海外培訓計畫>,透過海內外任務培訓及輪調計畫,從技術開發、測試技術、產品工程、品質管理等多方面,藉由跨國、多元化團隊間的學習提供紮實的在職訓練,以培養能獨當一面、視野寬廣的領袖人才。# y  k' R% J# X8 M. ^# z7 Y4 k

3 n/ ?8 j$ h* h. q- `, [! d$ I# T* W徵求一年以下工作經驗者  Y" @. P7 p  x  K
' d  m3 V3 ~! V1 x0 t6 c# w
另外,半導體行銷業務處則徵求應用工程師、技術行銷工程師、企畫專員…等,其職務需電子、電機、通訊工程相關學士以上學歷,為應屆畢業或一年以下工作經驗者。進入德州儀器後,展開<科技菁英培訓計畫>,將至美國總公司進行3-6個月的訓練,藉由多元化團隊間的學習及專案提供完整的培訓課程。. s/ x5 s% U' G7 r3 @7 `; ^+ B/ r& m
& z- h. T& I0 b4 r4 w5 c, U
除上述新進人員的培訓外,德州也安排了「潛力新星暑期實習計畫」及「半導體市場行銷實習工讀計畫」,提供暑期或大四、碩士在校生的實習機會,希望有興趣的學生能把握機會。
  i6 h/ I+ @( `& `7 C% a* s6 q. u/ Y! C- t0 B
更多廠商徵才訊息請上1111人力銀行 http://bit.ly/OPztEp3 v' l% e; d/ e- A& r1 `" t' t

0 ~. B3 u* P& X, L- ~* P4 F( Y訊息來源:1111人力銀行
回復

使用道具 舉報

14#
發表於 2014-4-28 11:01:12 | 只看該作者
高速模拟集成电路设计工程师- K" h% h2 w5 K7 z+ t8 t
公      司:A semiconductor company
. {: c) n, o+ z' N0 U/ j工作地点:上海) f" M" V. P0 s( [% V

- \2 x5 W' P: e/ j% s职位描述:  1 [" A. O+ ~" P( @
1、负责高速模拟电路的设计、开发、优化;  % o( f( [* p! r
2、版图的设计及验证;  % }" m$ m: \  T( i
3、电路版图参数的提取及后仿真;  
7 b( s2 y7 m% G4 O4、芯片的测试和分析。
% p2 k- p- I) n/ E: c" G! c* T7 ~8 `$ w6 X6 j) @3 z
职位要求:
: S8 U; s, E4 ~  e- y1)微电子、集成电路相关专业硕士或博士学位,或学士学位3年以上模拟IC设计经验;  1 A! W3 B/ |! q, o* ]/ Z( P0 A
2)熟悉和掌握模拟集成电路及版图设计的原理与技巧;  
# `! P6 t6 o4 `+ s" D, `$ y# J7 d3)有通信系统用集成电路芯片设计和成功投片经验;  & q7 w! a( I* Z4 H# c
4)善于沟通、工作踏实、责任心强,具有良好的团队协作精神;  9 E  d4 W. F# J, r9 E( h# P
5)有下述项目经验者优先:高速锁相环(PLL),时钟数据恢复电路(CDR),调制驱动电路,宽带放大器,限幅放大器,跨阻放大器等;
回復

使用道具 舉報

您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-4-19 04:58 PM , Processed in 0.127007 second(s), 19 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表