|
Staff PnR/CAD Engineer
% N' `3 P) j4 i) J1 ?公 司:NO.82-A famous IC company- K) W1 ?; v: m! V1 ?
工作地点:上海. ^1 d$ W2 {: X Q
( O) Q/ B7 g: q" Z6 y4 y" j, T/ @Responsibilities
0 t* u; D" D) l& G" p* v. c6 f8 m& S1. IC Place and Route for designs up to a few million gates in deep sub micron technology, with advanced low power flow; Timing, Power, IR drop and Noise analysis
, R* t% R3 ~: T/ D6 ]$ F, ^2. DRC/LVS command file, rule deck and chip tape-out handling and support;
% a: T* I3 y4 }# b3. IC-CAD tool and design flow support
* T3 U i# l7 X! C3 o: v. Z
+ {% r1 u/ n7 s1 r* iMandatory Skills8 D% W* j2 r/ t$ @
1. Place and Route in deep sub micron technology; timing, power, IR drop and noise analysis
# k( z8 y7 [* j) F2. In depth understanding of IC layout and command files, IC process flow
0 b" R6 c9 ~2 ?1 d5 ^# [3. Good knowledge of Linux/Unix and ICCAD tools# s: F8 x% e: d9 `2 T7 a
4. Good knowledge of digital and analog IC design flow3 D) f2 G% }" @/ j% D
5. Scripting language and file/database conversion techniques
0 b7 | @5 E) q/ Z# }- D6. Fluent in English
$ A4 P# b+ p. ]* N% |4 |( m$ b2 Z" o
4 i9 x" j6 X5 R; \# B) ?Preferred Skills
4 h% r+ l! j: n) k; C, E7 G4 O, ]1. IC hand-crafting layout design0 n7 @! d3 o9 [. t2 ~& P" V- Q0 y& {! [
2. VLSI design and verification
1 D* d, k/ ?3 n8 j. t! m3. Library design and characterization
9 a- x( [, a2 a6 u5 `, b
+ [5 r) ~4 r* h4 F4 _9 x! EEducation+ ]' V; y$ S0 r# W- U7 O) M
University Degree of Microelectronics, Electrical Engineering or Computer Science,
' d" |: j, W9 R& E# K/ i( j [# nMaster degree preferred. l) t! g" O( g# m
/ V7 G) g ? F) h1 yExperience
: b- F3 A! l) `2 ?% X; _8+ years of working experience, 2+ experience in US or Europe based ICCompany.3 ^4 r9 I L' N0 D) O9 d4 _% b) g& M1 T
3+ years of experience in Place and Route9 w& O- C1 D, z2 c" u2 d3 K
3+ years of experience in IC-CAD, CAE or tape-out handling |
|