Chip123 科技應用創新平台

 找回密碼
 申請會員

QQ登錄

只需一步,快速開始

Login

用FB帳號登入

搜索
1 2 3 4
查看: 24260|回復: 25
打印 上一主題 下一主題

身為IC設計者,我面對的最大壓力?

[複製鏈接]
1#
發表於 2013-4-24 14:02:18 | 顯示全部樓層

CAD Engineer

客户 IC设计公司4 j" N0 Q: e0 B- V4 \1 P% a
地点 Shenzhen
' ?* y* p! D7 g, I, H. o& l1 [+ d* e* x. j
5 V6 T; `* U4 A0 D3 d职位描述 Responsibilities:" G- q$ \$ y1 `! ?( [; j) O$ f
1) Provide support and trouble-shooting to designers for EDA tools.. i0 _) m2 @" ]" Q: x
2) Help to construct customed in-house analog and layout design flow4 H) P' a6 V+ }4 k& p9 l
3) Maintain and update EDA tools for analog and layout design.2 ]0 p, u7 A* W9 T$ V+ m
4) Help designers to use new features in EDA tools, or new EDA tools., o) T+ h$ m* X- k1 A8 ~
5)Maintenance of PDK and all design librarise+ V5 M; V; q9 u3 m1 M
" n6 N3 Y7 t  l- J( `1 ]. o3 U
职位要求 Requirements:
/ n2 u8 Y, \  y0 C. C5 _1) At least 2 years of CAD or IC design relative work experience.# m% T) v% N9 ?. q4 w& E
2) Capable of using C language, Cadence Skill language and Perl.* ~' X+ u3 Q! e/ R& P, J) K
3) Familiar with EDA tools including Hsim/Hspice/Spectre, Virtuoso and Calibre.
# e1 u  p& R7 g/ E6 ?0 U7 W8 i9 m4) Familiar with analog and layout design flow.
: v; u0 ]. P" e4 r$ z8 x% k5) Familiar with SOC design flow is a plus.* ~4 N0 t* z' Y+ c  J! u
6) Experience of circuit design or layout design is a plus.
回復

使用道具 舉報

您需要登錄後才可以回帖 登錄 | 申請會員

本版積分規則

首頁|手機版|Chip123 科技應用創新平台 |新契機國際商機整合股份有限公司

GMT+8, 2024-5-16 09:03 AM , Processed in 0.109014 second(s), 19 queries .

Powered by Discuz! X3.2

© 2001-2013 Comsenz Inc.

快速回復 返回頂部 返回列表