|
Staff Digital Design Engineer (Front-end)7 I% ?2 @; t0 a: b
公 司:A famous IC company8 C; M6 e0 I, B6 D y \$ B+ D& ]
工作地点:上海0 J0 Z7 l; [" P5 a" k0 F7 e/ s- p& h
6 p+ A" ^$ S* Y" w$ D3 B
Responsibilities
) N: p( ]5 Y [# q4 I: A% \Develop ARM-based MCU/SOC products
+ { t3 s/ l1 r, g
, S2 q& \0 N' K1 X8 pMandatory Skills
) i7 S" q9 P7 j( s; W* X& wVery good at Verilog/SystemVerilog coding and simulation ! y5 J0 W. T/ N6 z% I
Very good knowledge of MCU architecture and C programming 7 p/ G2 I8 d* J5 m
Familiar with ASIC design flow, including related tool experience and skill, including Synthesis, Timing check, power analysis, Low power design, Design for Test " D2 U8 G2 _$ j( I P
Skillful in Unix/Linux shellPython/Perl script programming 8 I% t3 g- d* v- n
Fluency in English and good in communication skill 7 E8 H5 y! L4 X& o, e
6 `0 v9 O1 J! _# {Preferred Skills $ d1 y: ?4 ~3 I$ E
ARM-Cortex M series related experience and knowledge is highly preferred . X" f* z( c& B6 `% V: u/ c
Understanding of low power design flow $ I( C5 M4 A1 x9 o- [
Understanding of mixed-signal simulation
; x% I% x. d% Z% P, m2 b" r$ yUnderstanding of embedded firmware and programming is a plus + d! c6 u! a' ~/ j
Knowledge of physical implementation
% \2 e9 H$ G: @! _" R' Q
" |& @, @0 D0 m1 t: eEducation
2 J7 S* G+ M, h9 AMaster Degree of EE or related , [1 J, _/ ?- n0 B
Experience
7 m) E! Z5 T7 F2 z3 b8+ years of design experience. 1 g8 A$ ?. M: O @6 c9 I* E
At least two years of US or Europe-based Company experience. |
|