|
國際工程論壇 (IEC) 所頒發的2007年DesignVision獎公布入圍名單。DesignVision獎項主要在表揚在技術、應用、產品及服務等各方面評選為最具特色,且能為該產業帶來最大利益的各項產品。九項類別的入圍名單,都是由DesignCon技術計畫委員會選出的評審員,從眾多擁有多項得獎紀錄的競爭產品中挑選出來,而本年度的技術計畫委員會則是由96位業界公認的最高領袖所組成。 0 i8 c% X; F" l6 [' d, P6 P8 H; |
; F# P8 b9 b9 Y, z3 _
「我們的DesignVision獎主要是在表揚在高科技、商業及學術領域方面能促使正面改變,並能與IEC 的使命完全一致的產品。」IEC 總裁John Janowiak表示,「我們很高興肯定這些DesignVision獎入圍者的貢獻,並能與全體業界共同分享他們最先進的設計與創新產品。」 & c2 F. h; ?, W5 p
, n5 q5 x0 K: |2 {8 ]4 m, H
關於國際工程論壇 (IEC)
9 V' \- y2 F6 y2 A$ M, `% S5 SIEC成立的目的在於透過活動、出版品及線上教學等方式,為工程和通訊專業人士、學者及學生提供高品質的教育機會。" d4 d: d# Y Q, d- E
http://www.designcon.com/2007/exhibition/designvision_2.html
! i. p. ]% u7 M+ y4 t; F2 J# M8 D4 Z$ I5 J
Finalists were judged according to the following criteria: 6 ^5 b# j# s4 r$ A
●Innovation
$ |9 {+ f2 K6 }. E●Uniqueness ) V. `2 _- u+ F- A
●Market Impact
8 N% G" i6 q9 H G! e1 v4 k4 }●Customer Benefits
, P4 g! G. Z. X6 a# _ R●Value to Society
4 z* G W: p- c( S F" B5 r
$ z. R7 x: {; |1 O9 J1 i4 o: y# dDesignVision Awards Finalists t+ }( V: L, w1 e- J
In each of the nine categories, the 2007 award finalists include the following companies and products respectively:
0 N1 I4 \6 x. Q; i# @, b- F1 V! f+ E6 l, K
ASIC and IC Design Tools
1 O; [1 h W8 m0 t. _' G# M ●Cadence Design Systems, Inc. – Cadence Space-Based Router A8 a" l3 d* O: W6 Y# y. O& [# A) Q- H
●Mentor Graphics Corporation – Calibre LFD # D: p) d- e# o& G1 C6 `
●Novas Software, Inc. – Siloti(tm) Visibility Enhancement (VE) family
- q1 e& a. {8 U, h5 { ●Synopsys, Inc. – PrimeTime VX * c# f7 _) D. u( e: c6 S
6 d& ~1 @% D" ?6 s% kDesign Verification Tools
1 j* x) H& n! J! M ●EVE – ZeBu-UF4
3 {- m3 I# g( e' k9 J, R% a* N* D& A ●Liga Systems – NitroSIM(tm)
* e/ O2 r. ]0 ^, Y- ~0 ~% Q/ A ●OneSpin Solutions – OneSpin 360 Module Verifier
. p2 t( |5 b" }4 d- D3 M
8 g/ j" h2 g2 U) bInterconnect Technologies and Components 1 m0 Y" |! \! \
●Belden – Belden 1304A/1305A CatSnakeTactical Cat 5e 9 a" Q, @; V' k' H7 `
●Denali Software – DDR PHY Interface (DFI) Standard ; b, S5 R$ B( x# c% m
●TDK Corporation of America – ESR Controlled MLCCs
( Q4 N! n, ~0 _! ?
6 C% z+ o* v7 c# f. g2 d6 RPCB Design Tools
# H; y3 x z* {' c ●ASSET InterTech – DFT Analyzer 5 q m4 G. l/ L' A
●Flomerics Inc. – FloPCB for Allegro
8 w' Q# W2 X, j3 L* F5 H0 F, S( I ●PCB Libraries, Inc. – IPC-7351A LP Wizard
9 ?, L Z9 _ i Y. e; {0 U, b. x3 X
3 C8 ^* V* g* r. A8 tSemiconductors and ICs
# L3 D3 Y5 M0 d& x ]$ M ●Lattice Semiconductor – LatticeECP2M FPGA family
! F. M7 w* G8 N% F4 G$ f ●National Semiconductor – LM3370 Multi-Channel Integrated Power Management Device
. T, S) H3 |' L: K# Y) |2 q/ v ●Rambus – Rambus' FlexPhase 5 G7 l0 J4 B. M( ` p0 x9 B
+ D8 e3 x. B5 ?% bSemiconductors and ICs (IP)
" S: [! @1 i' V0 _, p q6 R ●Stratosphere Solutions, Inc. – StratoPro
P4 H4 q( {1 V' R/ M& I! z4 e. L ●Sun Microsystems – OpenSPARC T1/UltraSPARC T1
2 d8 @9 }; ~$ H8 H ●Structured/Platform ASIC, FPGA, and PLD Design Tools
p0 V7 W+ D0 W. c1 Z ●Altium Limited – Altium Designer 6 ) D& w9 b$ Q \( r" u, m( }
●CoWare, Inc. – CoWare Virtual Platform Product Family
7 i0 C2 ~" J; f' m! F% R ●Xilinx – PlanAhead Design and Analysis Tool (Version 8.2) ! ]5 B- ~0 X* {) c: j5 m% B) e% @8 l
) {* h* ]( G4 v f9 b1 [1 R
System-Level Design Tools ( M6 d* N: M2 B8 |3 {
●Bluespec, Inc. – ESL Synthesis Extensions for SystemC
- g% J+ h( W" c. c I" l6 a/ W- Y' s5 i ●Synplicity, Inc. – Open IP Encryption Methodology
/ G! A& u/ n _ ●Chip Estimate – InCyte Enterprise 5 \9 f3 h' `. U! i) v w! ]2 i
1 m" `* B! Y* t) j/ _) v+ r( w, }$ E' mTest and Measurement Equipment : X/ n& L3 b/ V0 r' N; J) f
●Agilent Technologies – J-BERT with industry first built-in clock data recovery (CDR)
% {* V y- w: [5 [ ●LeCroy – SDA 18000 2 _" ?3 k4 b! K7 v9 Y- H
●Probing Solutions – PSI 2020HV ) l0 G @8 d% m7 D: K' M
●Tektronix, Inc. – RSA6100A Real-Time Spectrum Analyzer : @: H' y( h, F8 l, y% H
●Wavecrest – SIA-4000 Signal Integrity Analysis Solution |
本帖子中包含更多資源
您需要 登錄 才可以下載或查看,沒有帳號?申請會員
x
|