用傳輸門VCO和動態PFD設計低功耗CMOS瑣相環[簡]

sjhor

A CMOS Low Power PLL Designed in Transistor Level with Transmission Gate VCO and Dynamic PFD
YUAN Shou-cai,ZHENGYue-ming
0 N) N4 G' E7 N$ ?! `School of Electronics and Inf ormation Engineering,Xi’an J iaotong University,Xi’an 7 1 0 04 9 ,China
- J) x! S- u' w6 rAbstract: To realize the high speed and low power CMOS PLL (Phase Locked Loop), the new circuits of VCO and PFD is designed in transistor level. In the VCO , the high speed and low power is realized using transmission-gate(TG ) with an adaptive delay cell and low supply sensitivity. This delay cell has a built  in compensation circuit that senses and corrects the delay variation caused by supply fluctuation . And in the PFD , low power and small chip area is realized with the dynamic inverter. A fully CMOS PLL using these components has been designed based 0.6 μm CMOS technology and its SPICE model. SPICE simulation results show that at 2.5V supply voltage, the designed PLL can operate over 1000MHz and dissipate power less than 50mW .

( ~$ P6 U' p5 S& D6 Y) l6 x9 R4 Y' Y9 j回覆後  可以下載PDF附件  權限10 & 2RDB
& E: J, W6 G& Q3 X2 s4 S這些文章  在網路上  都可以找到  我只是比較雞婆  拿來分享!

遊客，如果您要查看本帖隱藏內容請回復