|
Analog / Mixed Signal Examples
% K$ L$ G8 C8 ? D: M, `* V4 E2 H/ U5 Y% |
Behavioral Models of ADCs' X0 O V$ D, @- D/ T" V
\ams\sampling\; sampling_101;) J; r' E& X* E4 r6 [
Sigma-Delta ADC 1st order modulator $ cd \ams\adc\; dspsdadc2;
8 S- d. `8 M r) \7 ? Sigma-Delta ADC 2nd order modulator $ cd \ams\adc\; dspsdadc3; 7 Y5 O q4 w: A* E2 P( b+ O
Sigma-Delta ADC 2nd order modulator discrete time (switched capacitor prototype) $ cd \ams\adc\; dspsdadc4; # s6 M* D* O) z8 Z0 I1 T* w
# @, {+ ?$ Q. E& A
Behavioral RF" u- ~, Z' z' x0 R7 Q8 \
Measurement of Lowpass Filter Freq Response $ cd feed_fwd_2;
, P4 l4 T/ B' V8 g2 b) v
! `+ B- w! R: A* x9 iPLLs 0 ^. m; w: p ^! i- A8 v: j
VCO with phase noise $ cd 7 N$ N$ u( ^* O$ e
Pll with freq domain instruments $ cd \ams\pll;
. U* B5 ?- K( Y, {; K5 |1 ] Pll fractional with analog compensation $ cd \ams\pll;
& B/ s7 B j8 Q* \ Pll fractional with digital compensation $ cd \ams\pll; 5 a e1 V# V5 m9 B8 O' X
Pll optimization (Nonlinear Control Design) $ cd \ams\pll; ( W- d1 z* i( ]
Carrier and Symbol Timing Recovery (NCO->ADC) $ cd \ams\pll; carrier_timing;
' r7 U2 R% P' Q$ n Carrier and Symbol Timing Recovery (Fractional Delay) $ cd \ams\pll; timing_recovery_1; |
|