|
Moving 3D ICs into Mainstream Design Flows
* E9 I! K" t/ q# F \) p! @9 Y1 VChi-Ping Hsu, Senior V! ice President, Research and Development, Silicon Realization Group, Cadence. `8 X9 \( V5 J8 b
( n0 t6 N7 r) Q/ L4 F
Volume production of 3D ICs with through-silicon vias (TSVs) is expected within a few years. Early adopters of this new technology can expect higher bandwidths, lower power, increased density and reduced costs. But without “3D aware” tools and a mature supply chain ecosystem, 3D ICs cannot move into mainstream IC design flows.
3 g: ^; A3 b, ]2 r v+ y5 o+ u A) O, Y* c- {
3D ICs are attractive because they enable an assortment of die, manufactured at various process nodes, to be stacked. For example, a 28 nanometer high-speed digital logic die could be stacked with a 130 nanometer analog die. Thanks to such capabilities, heterogeneous 3D ICs with TSVs are expected to have a broad impact in such areas as networking, graphics, mobile communications, consumer devices and computing.* {2 @9 ?6 H( C4 K* W" ?
2 T8 H4 j! V- `2 P2 A# HRead more |
|