|
Moving 3D ICs into Mainstream Design Flows
1 \7 n0 j5 V' l) _# xChi-Ping Hsu, Senior V! ice President, Research and Development, Silicon Realization Group, Cadence" r. k& q7 _# y O; I _: F8 M* f
% T% s' d5 `$ p0 ^4 c$ UVolume production of 3D ICs with through-silicon vias (TSVs) is expected within a few years. Early adopters of this new technology can expect higher bandwidths, lower power, increased density and reduced costs. But without “3D aware” tools and a mature supply chain ecosystem, 3D ICs cannot move into mainstream IC design flows.+ O4 u. R" |' d# W: Q! p
6 w0 T* g$ _: b2 j: X9 W
3D ICs are attractive because they enable an assortment of die, manufactured at various process nodes, to be stacked. For example, a 28 nanometer high-speed digital logic die could be stacked with a 130 nanometer analog die. Thanks to such capabilities, heterogeneous 3D ICs with TSVs are expected to have a broad impact in such areas as networking, graphics, mobile communications, consumer devices and computing.8 Z- \1 |* i3 X; E( I4 b6 M
2 _7 m& s9 m1 _: M# f& Z9 URead more |
|